Technical Library | 2018-03-21 22:44:30.0
Solder paste printing is the first step in the surface mount manufacturing process for PCBA assembly. When the solder paste printing process is uncontrolled, defects can be produced, which may not become apparent until the PCBA is downstream. (...)This paper will discuss how Lean Six Sigma techniques were used to optimize the solder paste printing process. It will highlight how a cross-functional team used the structured Define, Measure, Analyze, Improve and Control (DMAIC) methodology to identify and control the critical inputs. The advantage of the Lean Six Sigma methodology is that it guides the team through the rigorous structured process so that all possible inputs are considered and the critical ones can be identified.
Technical Library | 2017-08-02 20:18:21.0
In this rapidly moving electronics market, fast to market with new products is what separates top performing companies from average companies. A survey conducted by Arthur D. Little revealed that "New-Product Development (NPD) productivity in atop performing company is five times what it is in the average company. The top performer gets five times as much new product output for the same investment." What do they know that the rest of us do not? One winning factor is the use of the Robert Cooper process. (...)This paper will present a Lean Six Sigma approach to "right sizing" the Stage Gate process to be efficient, practical, and easy to manage. Various tools of Stage Gate, along with proven best practice, will be covered. In addition, a reduced Stage Gate model will be discussed for simple, low risk projects.
Technical Library | 2016-03-17 19:09:46.0
The rapid growth of electronic devices across the globe is driving manufacturers to enhance high-speed mass production techniques in the PCB assembly arena. As manufacturers drive to reduce costs while maximizing production by expanding facilities, updating automation equipment, or implementing lean six sigma techniques, the potential to build scrap product or rework printed circuit boards increases dramatically.Manufacturers have two general paths to reduce the costs of high-speed printed circuit board assembly production. The first path is to reduce cost by focusing on high quality printing and mounting. The other, increasingly popular option is to utilize low-cost materials. In either case, the baseline must provide a consistent high-speed solder paste printing method, which considers the fill, snap-off, and cleaning processes.Building on our expertise and testing, this paper will highlight the two trains of thought with specific focus on how low-cost materials affect print performance. It will also explore technologies, which can help provide stable, high-speed screen printing.
Technical Library | 2018-11-29 13:43:54.0
Ionic contamination testing as a process control tool a newly developed testing protocol based on IPC-TM 650 2.3.25, was established to enable monitoring of ionic contamination within series production. The testing procedure was successfully implemented within the production of high reliability, safety critical electronic circuits, involving multiple production sites around the world. I will be shown in this paper that the test protocol is capable for meeting Six-Sigma-Criteria.
Technical Library | 1999-05-07 11:35:19.0
Key competitive advantages can be obtained through the minimization of process defects and disruptions. In today's electronic manufacturing processes there are many variables to optimize. By gaining an understanding of what the defects are, and where they come from, is a key step in the process towards defect free/six sigma manufacturing. In the last decade, Surface Mount Technology processes have been slowly converting towards the No-Clean philosophy. This new trend has spawned new processing issues which need to be addressed. This paper will investigate solutions to current problems in the processing of No-Clean SMT processes.
Technical Library | 2023-08-02 18:18:23.0
As six sigma (6) and better processes are demanded for higher yields and as organizations move from measuring defects in terms of parts-per-million (ppm) towards parts-per-billion (ppb), the resolution of extant control charts is becoming insufficient to monitor process quality. This work describes the development of a new statistical process control (SPC) chart that is used to monitor processes in terms of defects-per-billion-opportunities (dpbo). A logical extension of the defects-per-million-opportunities (dpmo) control chart, calculations used to derive the dpbo control limits will be presented and examples of in-control and out-of-control processes will be offered.
Technical Library | 2010-03-04 18:11:53.0
While the electronics manufacturing industry has been occupied with the challenge of RoHS compliance and with it, Pb-free soldering, established trends of increasing functionality and miniaturization have continued. The increasing use of ultra-fine pitch and area-array devices presents challenges in both printing and flux technology. With the decrease in both the size and the pitch of said components, new problems may arise, such as head-in-pillow and graping defects
Technical Library | 2013-12-27 10:39:21.0
The head-in-pillow defect has become a relatively common failure mode in the industry since the implementation of Pb-free technologies, generating much concern. A head-in-pillow defect is the incomplete wetting of the entire solder joint of a Ball-Grid Array (BGA), Chip-Scale Package (CSP), or even a Package-On-Package (PoP) and is characterized as a process anomaly, where the solder paste and BGA ball both reflow but do not coalesce. When looking at a cross-section, it actually looks like a head has pressed into a soft pillow. There are two main sources of head-in-pillow defects: poor wetting and PWB or package warpage. Poor wetting can result from a variety of sources, such as solder ball oxidation, an inappropriate thermal reflow profile or poor fluxing action. This paper addresses the three sources or contributing issues (supply, process & material) of the head-in-pillow defects. It will thoroughly review these three issues and how they relate to result in head-in pillow defects. In addition, a head-in-pillow elimination plan will be presented with real life examples will be to illustrate these head-in-pillow solutions.
| 1 |
.gif)
winsouce.jpg)