Technical Library: 349 (Page 1 of 3)

Sustaining a Robust Fine Feature Printing Process

Technical Library | 2009-11-24 23:00:34.0

With the introduction of 01005 chip components and 0.3 mm pitch CSP devices, electronic component packaging is pushing surface mount technology to the limits of its potential. Miniaturization is driving the electronics industry to implement the smallest and tightest pitch components in order to meet their customer demands. But how much miniaturization is possible before there is a paradigm shift in the technology? At what point is solder paste no longer viable? How small of a feature can be printed with solder paste, and can this process be implemented into a production environment?


Round Robin of High Frequency Test Methods by IPC-D24C Task Group

Technical Library | 2017-06-29 16:39:30.0

Currently there is no industry standard test method for measuring dielectric properties of circuit board materials at frequencies greater than about 10 GHz. Various materials vendors and test labs take different approaches to determine these properties. It is common for these different approaches to yield varying values of key properties like permittivity and loss tangent. The D-24C Task Group of IPC has developed this round robin program to assess these various methods from the "bottom up" to determine if standardized methods can be agreed upon to provide the industry with more accurate and valid characteristics of dielectrics used in high-frequency and high-speed applications.


Electrical Performance of an Organic, Z-interconnect, Flip-Chip Substrate

Technical Library | 2007-10-25 18:39:07.0

More and more substrate designs require signals paths that can handle multi-gigahertz frequencies [1-3]. The challenges for organic substrates, in meeting these electrical requirements, include using high-speed, low-loss materials, manufacturing precise structures and making a reliable finished product. A new substrate technology is presented that addresses these challenges.

i3 Electronics

Coating Drug-eluting Arterial Stents Using Ultrasonic Spray Nozzles

Technical Library | 2009-02-04 21:49:02.0

One proven method used to treat clogged arteries employs tubular, mesh-like metal structures, known as stents, inserted into an affected artery to relieve the blockage. Bare metal stents often cause a condition called restinosis, the buildup of scar tissue around the stent, causing re-blockage. To counter this, polymer coatings containing drugs that are released over time are used to inhibit restinosis. Applying coatings to stents, which have intricate geometries, is challenging. Using ultrasonic atomizing spray nozzles has proven effective in achieving continuous and uniform coatings. This paper describes the unique nozzle designs employed, the methodology used, and the results obtained.


Wave Solder Parameter Chart

Technical Library | 2006-05-13 13:07:53.0

This Excel Spreadsheet calculates the Wave Solder Contact Time automatically with given main Solder Wave width and Conveyor Speed. There is one chart where conveyor speed is expressed in meters/min and in another where it is expressed in feet/minute.

Jabil Circuit, Inc.

Effect of Reflow Profile on SnPb and SnAgCu Solder Joint Shear Force

Technical Library | 2007-03-08 19:31:10.0

Reflow profile has significant impact on solder joint performance because it influences wetting and microstructure of the solder joint. The degree of wetting, the microstructure (in particular the intermetallic layer), and the inherent strength of the solder all factor into the reliability of the solder joint. This paper presents experimental results on the effect of reflow profile on both 63%Sn 37%Pb (SnPb) and 96.5%Sn 3.0%Ag 0.5%Cu (SAC 305) solder joint shear force.

Henkel Electronic Materials

Broadband Printing - A Paradigm

Technical Library | 2008-12-03 19:39:00.0

This paper presents the analysis from a recent printing study employing a test vehicle that includes components such as 01005s to QFPs. In a recent publication, part of this study was presented focusing on 01005 printing only. This printing process was determined to be suitable for 01005s assembly and also analyzed based on statistical capability. The current paper will present the results from additional detailed analysis to determine if this process has the capability to provide sufficient solder paste deposits for larger components located on the same test board. In the future, the SMT industry may always look towards “Broadband Printing” as an alternative to dual stencil or stepped stencil printing technologies in order to meet the needs of both small and large components.

Speedline Technologies, Inc.

A Compliant and Creep Resistant SAC-Al(Ni) Alloy

Technical Library | 2009-03-27 22:22:40.0

The Sn-Ag-Cu (SAC) alloys have been considered promising replacements for the lead-containing solders for the microelectronics applications. However, due to the rigidity of the SAC alloys, compared with the Pb-containing alloys, more failures have been found in the drop and high impact applications for the portable electronic devices, such as the personal data assistant (PDA), cellular phone, notebook computer..etc

Indium Corporation

Copper Wire Bond Failure Mechanisms.

Technical Library | 2014-07-24 16:26:34.0

Wire bonding a die to a package has traditionally been performed using either aluminum or gold wire. Gold wire provides the ability to use a ball and stitch process. This technique provides more control over loop height and bond placement. The drawback has been the increasing cost of the gold wire. Lower cost Al wire has been used for wedge-wedge bonds but these are not as versatile for complex package assembly. The use of copper wire for ball-stitch bonding has been proposed and recently implemented in high volume to solve the cost issues with gold. As one would expect, bonding with copper is not as forgiving as with gold mainly due to oxide growth and hardness differences. This paper will examine the common failure mechanisms that one might experience when implementing this new technology.

DfR Solutions

Effect Of Voids On Thermo-Mechanical Reliability of Solder Joints

Technical Library | 2019-10-16 23:18:15.0

Despite being a continuous subject of discussion, the existence of voids and their effect on solder joint reliability has always been controversial. In this work we revisit previous works on the various types of voids, their origins and their effect on thermo-mechanical properties of solder joints. We focus on macro voids, intermetallics micro voids, and shrinkage voids, which result from solder paste and alloy characteristics. We compare results from the literature to our own experimental data, and use fatigue-crack initiation and propagation theory to support our findings. Through a series of examples, we show that size and location of macro voids are not the primary factor affecting solder joint mechanical and thermal fatigue life. Indeed, we observe that when these voids area conforms to the IPC-A-610 (D or F) or IPC-7095A standards, macro voids do not have any significant effect on thermal cycling or drop shock performance.

Alpha Assembly Solutions

  1 2 3 Next

349 searches for Companies, Equipment, Machines, Suppliers & Information