Technical Library: double and inspection and work and station (Page 1 of 2)

Hand Printing using Nanocoated and other High End Stencil Materials

Technical Library | 2019-05-29 23:10:30.0

There are times when a PCB prototype needs to be built quickly to test out a design. In such cases where it is known early on that there will be multiple iterations or that a "one and done" assembly will be made that there will be some SMT assemblers who choose to hand print solder paste onto the board using a "frameless" stencil. In such cases where hand printing is used, the consistency of the printing technique has typically been in question. Furthermore, the effectiveness of both the nanocoatings as well as the higher end stainless steel materials, which have been heretofore studied in controlled printing environments, will be evaluated for their impact on the hand printing process.The purpose of the study was to determine the effectiveness of select nanocoating materials as well as certain high end stainless steel stencil materials as they relate to the manual SMT printing process. A variety of nanocoatings were applied to SMT metal stencils and solder paste volume measurements were taken to compare the effectiveness.


Assembly and Reliability of 1704 I/O FCBGA and FPBGAs

Technical Library | 2013-03-14 17:19:28.0

Commercial-off-the-shelf ball/column grid array packaging (COTS BGA/CGA) technologies in high reliability versions are now being considered for use in a number of National Aeronautics and Space Administration (NASA) electronic systems. Understanding the process and quality assurance (QA) indicators for reliability are important for low-risk insertion of these advanced electronic packages. This talk briefly discusses an overview of packaging trends for area array packages from wire bond to flip-chip ball grid array (FCBGA) as well as column grid array (CGA). It then presents test data including manufacturing and assembly board-level reliability for FCBGA packages with 1704 I/Os and 1-mm pitch, fine pitch BGA (FPBGA) with 432 I/Os and 0.4-mm pitch, and PBGA with 676 I/Os and 1.0-mm pitch packages. First published in the 2012 IPC APEX EXPO technical conference proceedings.

Jet Propulsion Laboratory

No-Residue Technology Chemistry and Physics

Technical Library | 2004-09-02 11:56:32.0

The main goal of this paper is to highlight the importance of interrelating the physics and the chemistry in wave soldering and soft soldering in general. Often we find the disciplines of chemistry and physics being analyzed distinct and separate. However in the quest for alternative ways for leading edge competitive and especially environmental friendly manufacturing, separating or ignoring this interrelationship is detrimental to the success of No-Residue soldering.

Interflux USA, Inc.

Three-Dimensional MMIC and Its Evolution to WLCSP Technology

Technical Library | 2012-01-19 19:14:49.0

The history of multilayered, three-dimensional monolithic microwave integrated circuit (3-D MMIC) technology is described here. Although significant researches were carried out in the second half of 1990’s, still there were many twists and turns before an

Sumitomo Electric Industries, Ltd.

Status and Outlooks of Flip Chip Technology

Technical Library | 2018-11-14 21:43:14.0

Status of flip chip technology such as wafer bumping, package substrate, flip chip assembly, and underfill will be reviewed in this study. Emphasis is placed on the latest developments of these areas in the past few years. Their future trends will also be recommended. Finally, the competition on flip chip technology will be briefly mentioned.

ASM Pacific Technology

Screen Making for Printed Electronics- Specification and Tolerancing

Technical Library | 2018-03-28 14:54:36.0

Six decades of legacy experience makes the specification and production of screens and masks to produce repeatable precision results mostly an exercise in matching engineering needs with known ink and substrate performance to specify screen and stencil characteristics. New types of functional and electronic devices, flex circuits and medical sensors, industrial printing, ever finer circuit pitch, downstream additive manufacturing processes coupled with new substrates and inks that are not optimized for the rheological, mechanical and chemical characteristics for the screen printing process are becoming a customer driven norm. Many of these materials do not work within legacy screen making, curing or press set-up parameters. Many new materials and end uses require new screen specifications.This case study presents a DOE based method to pre-test new materials to categorize ink and substrate rheology, compatibility and printed feature requirement to allow more accurate screen recipes and on-press setting expectations before the project enters the production environment where time and materials are most costly and on-press adjustment methods may be constrained by locked, documented or regulatory processes, equipment limitations and employee experience.

Hazardous Print Consulting Inc

Liquid Tin Corrosion and Lead Free Wave Soldering

Technical Library | 2008-02-12 22:52:41.0

Corrosion of solder pots and solder pot components in wave soldering equipment has been reduced with the introduction of corrosion resistant coatings and improved lead free solder alloys. The latest trends in protecting wave solder machine components from liquid metal corrosion by lead free solder alloys will be presented in order to provide guidelines for evaluating existing equipment as well as for purchasing new systems.

Speedline Technologies, Inc.

Reliability of ENEPIG by Sequential Thermal Cycling and Aging

Technical Library | 2019-04-17 21:29:14.0

Electroless nickel electroless palladium immersion gold (ENEPIG) surface finish for printed circuit board (PCB) has now become a key surface finish that is used for both tin-lead and lead-free solder assemblies. This paper presents the reliability of land grid array (LGA) component packages with 1156 pads assembled with tin-lead solder onto PCBs with an ENEPIG finish and then subjected to thermal cycling and then isothermal aging.

Jet Propulsion Laboratory

Method for the Manufacture of an Aluminum Substrate PCB and its Advantages

Technical Library | 2015-09-17 17:36:56.0

RoHS legislated restrictions on the materials used in electronics manufacture have imparted significant challenges on the electronics industry since their introduction in 2006. The greatest impacts have been felt by the mandated elimination of lead from electronic solder followed by the demand for the elimination of haloids from flame retardants used in traditional PCB laminates. In the years which have followed the electronics industry has been beset with a host of new challenges in its effort to comply. Failure mechanisms, both new and old, have surfaced which demand solution and the industry suppliers and manufacturing technologists have worked diligently to remedy those vexing faults through the development of a wide range of new materials and equipment for both board manufacture and assembly, along with modifications to the processes used in the manufacture and assembly of printed circuit boards.

Verdant Electronics

Review of Interconnect Stress Testing Protocols and Their Effectiveness in Screening Microvias

Technical Library | 2016-11-30 15:53:15.0

The use of microvias in Printed Circuit Boards (PCBs) for military hardware is increasing as technology drives us toward smaller pitches and denser circuitry. Along with the changes in technology, the industry has changed and captive manufacturing lines are few and far between. As PCBs get more complicated, the testing we perform to verify the material was manufactured to our requirements before they are used in an assembly needs to be reviewed to ensure that it is sufficient for the technology and meets industry needs to better screen for long-term reliability. The Interconnect Stress Testing (IST) protocol currently used to identify manufacturing issues in plated through holes, blind, or buried vias are not necessarily sufficient to identify problems with microvias. There is a need to review the current IST protocol to determine if it is adequate for finding bad microvias or if there is a more reliable test that will screen out manufacturing inconsistencies. The objective of this research is to analyze a large population of PCB IST coupons to determine if there is a more effective IST test to find less reliable microvias in electrically passing PCB product and to screen for manufacturing deficiencies. The proposed IST test procedure will be supported with visual inspection of corresponding microvia cross sections and Printed Wiring Assembly (PWA) acceptance test results. The proposed screening will be shown to only slightly affect PCB yield while showing a large benefit to screening before PCBs are used in an assembly.


  1 2 Next

double and inspection and work and station searches for Companies, Equipment, Machines, Suppliers & Information