Electronics Forum: via and hole and open (Page 2 of 4)

Via holes and Wave Solder

Electronics Forum | Wed Mar 08 10:59:04 EST 2006 | samir

Cal, thanks for the feedback. I've tried different adjustments to wave parameters with varying success. You know how wave is - what works today won't necessarily work tomorrow. ..and yes, we run Nitrogen on our waves.

Via holes and Wave Solder

Electronics Forum | Mon Mar 13 06:11:08 EST 2006 | Rob

Surely this is a job for Wavemaster Larry? Have you tried flux buster pins in your ICT yet? They are quite good at cutting through the crap on a board.

Via holes and Wave Solder

Electronics Forum | Mon Mar 13 12:53:21 EST 2006 | slthomas

"Surely this is a job for Wavemaster Larry?" I know this is supposed to be a serious forum, but that's some funny stuff! 8 mil stencils. Suuuuure.

Via holes and Wave Solder

Electronics Forum | Mon Mar 13 15:35:56 EST 2006 | russ

You're a piece of work! Why don't you work for any of the major wave companies? So how does slowing the conveyor speed eliminate drying flux? And when you slow it down, what speeds it up to make you say "I lower the wave because I get shorts going

Via holes and Wave Solder

Electronics Forum | Mon Mar 13 14:26:45 EST 2006 | Wave Master Larry

Well, im not sure what plane you guys are on, but I can back up my what im talking about. Ya see I wnet to Soltec traingin back in 1995 for our new wave. I got a diploma proofing that I know what i'm talking about. no one else in my company has on

Re: Geometric Dimensioning and Tolerancing

Electronics Forum | Sun Jun 07 02:06:26 EDT 1998 | Earl Moon

| Earl, | As always, I am interested in what you have to say, but I am still a little vague on your application of ANSI Y14.5 as it relates to the manufacturability of an assembled printed circuit board. Are you implying that component placement coor

ICT Question, Via holes and Probes

Electronics Forum | Fri Apr 27 08:44:08 EDT 2007 | Brett

For those of you who use via holes as test points, and the via holes must be filled at the wave, is it necessary to have a "dome" on every single test point, or is it sufficient to have the via "filled" with solder? The ICT preson here insists that

Micro Solder Balls and Vias bridging Issue

Electronics Forum | Tue Mar 03 02:39:56 EST 2015 | sarason

I would presume you reflow the top of the board first. Use tented vias. As you have worked out, vias have surface tension, which sucks the solder up the hole during reflow of the bottom of the board. Good luck! regards sarason

Panasert Programming and host manuals required

Electronics Forum | Wed Sep 13 15:54:53 EDT 2006 | Osvaldo Smith

Hello, I am trying to find some Programming and host manuals for the following Panasert and Sony machines: MSH-G1 (Panasert SMT) RH2 (Panasert Through Hole) RH3 (Panasert Through Hole) RH5 (Panasert Through Hole) JVK (Panasert Through Hole) AX (Pan

ICT Question, Via holes and Probes

Electronics Forum | Fri Apr 27 10:55:54 EDT 2007 | Brett

Pete, is there a probe-style that will accomodate a via that's filled, but a little concave (inward) fillet? The ICT personnel complains about this scenario too. I'm not an ICT person, but I do know that there are pogo pins that have a crown (for t


via and hole and open searches for Companies, Equipment, Machines, Suppliers & Information