Technical Library: 2mm (Page 8 of 10)

The Pin-in-Paste (or AART) Process for Odd Form and Through Hole Printed Circuit Boards

Technical Library | 2007-09-27 16:18:15.0

Considerable interest exists in the process known as the pinin- paste, or the Alternative Assembly and Reflow Technology (AART) process. The AART process allows for the simultaneous reflow of both odd-form and through hole devices as well as surface mount components. This process has several advantages over the typical mixed technology process sequence that includes wave soldering and/or hand soldering, often in addition to reflow soldering.

Universal Instruments Corporation

0201 and 01005 Adoption in Industry

Technical Library | 2011-02-03 17:58:46.0

First introduced in the year 2000, the 0201 package was sold in significant numbers in the electronics industry by 2003. According to some estimates, it currently accounts for approximately 20% of surface mounted component (SMC) demand worldwide1. This pu

DfR Solutions

Near Term Solutions For 3D Packaging Of High Performance DRAM

Technical Library | 2011-09-15 18:43:15.0

The revolution in performance driven electronic systems continues to challenge the IC packaging industry. To enable the new generations of processors to reach their performance potential many manufacturers have developed interface formats to enable greater memory bandwidth. To ensure that the memory functions are able to support the increased signal speed, package developers are relying more and more on innovative 3D package assembly techniques and process refinement.

Invensas Corporation

PTH Core-to-Core Interconnect Using Sintered Conductive Pastes

Technical Library | 2013-03-07 18:25:36.0

The market for high-layer-count printed circuit boards (PCB) containing blind and buried vias was once relatively small, and focused on specialized applications in the military and high end computing. The demand for these types of PCBs today is being driven by an increasing number of commercial applications in the telecommunications and semiconductor test market segments. These applications typically require high-aspect-ratio plated-through-holes (PTHs) and blind and buried vias in order to meet the applications interconnect density requirements. Blind and buried vias and high aspect ratio PTHs continue to present manufacturing challenges and frequently are the limiting features to achieving high fabrication yield... First published in the 2012 IPC APEX EXPO technical conference proceedings

Ormet Circuits, Inc.

Investigation and Development of Tin-Lead and Lead-Free Solder Pastes to Reduce the Head-In-Pillow Component Soldering Defect.

Technical Library | 2014-03-06 19:04:07.0

Over the last few years, there has been an increase in the rate of Head-in-Pillow component soldering defects which interrupts the merger of the BGA/CSP component solder spheres with the molten solder paste during reflow. The issue has occurred across a broad segment of industries including consumer, telecom and military. There are many reasons for this issue such as warpage issues of the component or board, ball co-planarity issues for BGA/CSP components and non-wetting of the component based on contamination or excessive oxidation of the component coating. The issue has been found to occur not only on lead-free soldered assemblies where the increased soldering temperatures may give rise to increase component/board warpage but also on tin-lead soldered assemblies.

Christopher Associates Inc.

New Approaches to Develop a Scalable 3D IC Assembly Method

Technical Library | 2016-08-11 15:49:59.0

The challenge for 3D IC assembly is how to manage warpage and thin wafer handling in order to achieve a high assembly yield and to ensure that the final structure can pass the specified reliability requirements. Our test vehicles have micro-bumped die having pitches ranging from 60um down to 30um. The high density of pads and the large die size, make it extremely challenging to ensure that all of the micro-bump interconnects are attached to a thin Si-interposer. In addition, the low standoff between the die and interposer make it difficult to underfill. A likely approach is to first attach the die to the interposer and then the die/interposer sub-assembly to the substrate. In this scenario, the die/interposer sub-assembly is comparable to a monolithic silicon die that can be flip chip attached to the substrate. In this paper, we will discuss various assembly options and the challenges posed by each. In this investigation, we will propose the best method to do 2.5D assembly in an OSAT(Outsourced Assembly and Test) facility.

Invensas Corporation

Soldering Immersion Tin

Technical Library | 2019-04-10 22:08:31.0

The stimulating impact of the automotive industry has sharpened focus on immersion tin (i-Sn) more than ever before. Immersion tin with its associated attributes, is well placed to fulfill the requirements of such a demanding application. In an environment dominated by reliability, the automotive market not only has very stringent specifications but also demands thorough qualification protocols. Qualification is ultimately a costly exercise. The good news is that i-Sn is already qualified by many tier one OSATs. The focus of this paper is to generate awareness of the key factors attributed to soldering i-Sn. Immersion tin is not suitable for wire bonding but ultimately suited for multiple soldering applications. The dominant topics of this paper will be IMC formations in relation to reflow cycles and the associated solderability performance. Under contamination free conditions, i-Sn can provide a solderable finish even after multiple reflow cycles. The reflow conditions employed in this paper are typical for lead free soldering environments and the i-Sn thicknesses are approximately 1 μm.

Atotech

Designing a High Performance Electroless Nickel and Immersion Gold to Maximize Highest Reliability

Technical Library | 2020-11-15 21:22:11.0

The latest highest reliability requirements demand a high performance electroless nickel and immersion gold (HP ENIG). The new IPC specification 4552A has refocused the industry with reference to nickel corrosion. The interpretation of the existing specification, that judges corrosion on 3 levels, is complex and if misinterpreted can lead to phantom failures. An obvious way to avoid any potential misinterpretation is to eradicate any evidence of corrosion completely.

Atotech

An Investigation into the Use of Nano-Coated Stencils to Improve Solder Paste Printing with Small Stencil Aperture Area Ratios

Technical Library | 2017-09-28 16:36:33.0

These nano-coatings also refine the solder paste brick shape giving improved print definition. These two benefits combine to help the solder paste printing process produce an adequate amount of solder paste in the correct position on the circuit board pads. Today, stencil aperture area ratios from 0.66 down to 0.40 are commonly used and make paste printing a challenge. This paper presents data on small area ratio printing for component designs including 01005 Imperial (0402 metric) and smaller 03015 metric and 0201 metric chip components and 0.3 mm and 0.4 mm pitch micro BGAs.

FCT ASSEMBLY, INC.

Gold Embrittlement In Lead-Free Solder.

Technical Library | 2014-08-07 15:13:44.0

Gold embrittlement in SnPb solder is a well-known failure mechanism in electronic assembly. To avoid this issue, prior studies have indicated a maximum gold content of three weight percent. This study attempts to provide similar guidance for Pb-free (SAC305) solder. Standard surface mount devices were assembled with SnPb and SAC305 solder onto printed boards with various thicknesses of gold plating. The gold plating included electroless nickel immersion gold (ENIG) and electrolytic gold of 15, 25, 35, and 50 microinches over nickel. These gold thicknesses resulted in weight percentages between 0.4 to 7.0 weight percent.

DfR Solutions


2mm searches for Companies, Equipment, Machines, Suppliers & Information