Void Formation in Solder Joints - Causes & Cures

Voiding in solder joints is not new we have experienced cavities in solder joints during the introduction of through hole, surface mount and more recently area array technology. In many cases we never knew we have had voids till the introduction of x-ray inspection.

Voids can be created in solder joints; your speaker once had the job of creating voids to order in solder joint of a known size. Voids can be seen in passive chip, J lead and gull wing and castellation terminations and we will show you how. Concerns were not really shown until area array technology started to increase in volume. Regardless of reliability voids or cavities on area array and large power devices will increase standoff, tilt devices and can mask other process issues. This session will examine and demonstrate all of the common reasons why voids can form in solder joints. It will also highlight all of the inspection criterial in existing international standards.

Causes of void formation:

• Solder Paste volume
• Via holes in mounting pads
• PCB surface finish, outgassing
• Component plating outgassing
• Normal reaction from solder process
• Non wetting or surface dewetting
• Stencil design
• Solder paste Temperature profile
• Component footprint

In his presentation Bob will highlight test methods you can try and tricks of the trade to understand void formation and suggestions on how to eliminate many of the common causes. The webinar lasts between 60-90 mins with questions and answers. A copy of the slides presented are sent out after the webinar session. The webinar booking fee is for ONE logon which can only be used on ONE PC, either for an individual or a group in a conference room.