Technical Library: floor testing for esd (Page 1 of 1)

Test Structures for Benchmarking the Electrostatic Discharge (ESD) Robustness of CMOS Technologies

Technical Library | 1999-08-05 10:34:17.0

This document defines a set of standard test structures with which to benchmark the electrostatic discharge (ESD) robustness of CMOS technologies. The test structures are intended to be used to evaluate the elements of an integrated circuit in the high current and voltage ranges characteristic of ESD events. Test structures are given for resistors, diodes, MOS devices, interconnects, silicon control rectifiers, and parasitic devices. The document explains the implementation strategy and the method of tabulating ESD robustness for various technologies.

SEMATECH

  1  

floor testing for esd searches for Companies, Equipment, Machines, Suppliers & Information