## Electronics Forum: smt defect (Page 1 of 42)

### Re: acceptable defect rates for smt process, in ppm.

Electronics Forum | Sat Jan 15 13:13:33 EST 2000 | Mark Wiegold

Steve, Basically in answer to your question, there is no real set number for defects. Defect rates will vary between products and companies. If my company was running the same product as yourself then there is no reason to suggest that the defect ra

### acceptable defect rates for smt process, in ppm.

Electronics Forum | Fri Jan 14 16:48:40 EST 2000 | Steve Thomas

O.K., folks, I know this is a loaded question, but I've been asked to find the answer, sooooo: What is an acceptable defect rate in ppm for a surface mount process, assuming that each component has the potential for one defect. This would include de

### Re: acceptable defect rates for smt process, in ppm.

Electronics Forum | Tue Jan 18 20:31:10 EST 2000 | WDavidson

It makes a difference what the normalizer is. We calculate solder ppm and placement ppm separately for each assembly. Solder ppm = #solder defects*1E6/(Qty boards*#solder joints per board). For us this number is easily less than 50 and sometimes

### Re: acceptable defect rates for smt process, in ppm.

Electronics Forum | Sat Jan 15 16:59:47 EST 2000 | Steve Thomas

Thanks, Mark. Actually we already have an established mark. We use 500ppm (99.95%) as our acceptable level. Problem is, someone (another manufacturer) told someone else (our pres.) that THEY build to 50ppm. Soooooo, someone else told my boss that

### Re: acceptable defect rates for smt process, in ppm.

Electronics Forum | Mon Jan 17 12:16:02 EST 2000 | Brian W.

My old company (CM) ran SMT to 50ppm including some very complex boards. We established the normalizer number by: #components + #solder joints. As was stated earlier, the ppm for any given product is the result of many factors. You may get differen

### Tombstone defect

Electronics Forum | Wed May 07 09:24:33 EDT 2003 | davef

Kris The majority of our tombstoning in very small passive SMT is caused by imperfections in end-cap solderability protection plating.

### SMT defect pic or images

Electronics Forum | Wed Mar 02 16:59:25 EST 2005 | bobsavenger

Thanks, that will work for me. Bob

### SMT defect pic or images

Electronics Forum | Wed Mar 02 16:48:03 EST 2005 | davef

Try: * SMT-In-Focus SMT Failure Library http://www.smtinfocus.com/smt_failure_list.html * Bob Willis Defect Browser http://www.smtinfo.net/Db/_Bob%20Willis%20Defect%20Browser.html

### SMT defect pic or images

Electronics Forum | Wed Mar 02 09:28:02 EST 2005 | bobsavenger

I am looking for images of solder paste defects like Past stringing, paste gorging and dog ears. I would also like to have the avi file to show how tombstoning happens in the reflow oven. Thanks Bob

### testing smt boards

Electronics Forum | Thu Dec 01 21:30:31 EST 2005 | davef

Primary methods used to test assembled circuit boards are: * Automated test equipment [ATE] * Manual bench-top functional test equipment Assembled printed circuit board ATE market segments are: * In-circuit ATE * Functional ATE * Boundary Scan AT

 1 2 3 4 5 6 7 8 9 10 Next

#### smt defect searches for Companies, Equipment, Machines, Suppliers & Information

###### KingFei SMT Tech

Main Products: 1. Original new and Original Used SMT/AI Spare Parts. 2. SMT Equipments And Related Machine( SMT Calibration, SMT Feeder Carts,Conveyer etc.) 3. Maintenace and Repair Service Pre-Sales Service Provide details ab

Building A, Jiepeng Square, Fuyong
Shenzhen, China

Phone: 0755-33578694

IPC Certification Training from the comfort of your home or office

Training online, at your facility, or at one of our worldwide training centers"

Software for SMT placement & AOI - Free Download.

SMT Machines, Parts & Accessories - Used and New