


## Article

# Effect of Thermal via Design on Heat Dissipation of High-Lead QFN Packages Mounted on PCB

Ziyi Yuan, Dongyan Ding \*  and Wenlong Zhang

SJTU-Zhongmu Joint Research Center for Materials and Technology of Intelligent and Connected Vehicles, Institute of Electronic Materials and Technology, School of Materials Science and Engineering, Shanghai Jiao Tong University, Shanghai 200240, China; yuanzy99@sjtu.edu.cn (Z.Y.); zhangwl@sjtu.edu.cn (W.Z.)

\* Correspondence: dyding@sjtu.edu.cn; Tel.: +86-21-3420-2741

**Abstract:** The quad flat no-lead package (QFN) is widely used in integrated circuits due to its advantages in performance and cost. With the increasing power of electronic products, effective heat dissipation from QFN packages has become crucial to prevent product damage. The focus of this study is to investigate the thermal performance of QFN packages soldered onto printed circuit boards (PCB) by finite element analysis (FEA). Conventional QFN, dual-row QFN, and high-lead QFN packages were modeled and compared by ANSYS software. The effect of thermal via design (the distance, number, distribution, diameter, and thickness of thermal vias) on the QFN package was investigated. The study revealed that the high-lead QFN package consistently demonstrated superior heat dissipation performance than the other two under different conditions. Placing thermal vias closer to the heat source enhances heat dissipation efficiency. Thermal vias positioned beneath the thermal pad were particularly effective. Increasing thermal via quantity and diameter improved heat dissipation, with square distribution layouts showing advantages. However, excessive copper plating thickness can increase thermal resistance and hinder heat dissipation.

**Keywords:** QFN; finite element simulation; thermal vias; thermal management



**Citation:** Yuan, Z.; Ding, D.; Zhang, W. Effect of Thermal via Design on Heat Dissipation of High-Lead QFN Packages Mounted on PCB. *Appl. Sci.* **2023**, *13*, 12653. <https://doi.org/10.3390/app132312653>

Academic Editor: Paulo Santos

Received: 5 November 2023

Revised: 22 November 2023

Accepted: 23 November 2023

Published: 24 November 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

The quad-flat no-lead package (QFN), as one of the primary packaging forms for integrated circuits, has gained widespread adoption in industrial applications due to its remarkable performance and cost advantages. Compared with the BGA package with the same I/O count, the QFN package not only features smaller dimensions and a lighter weight but also demonstrates superior thermal and electrical performance [1]. These characteristics have facilitated extensive utilization of the QFN package in cutting-edge fields such as 5G. However, as the power of modern electronic products continues to increase, the heat generated by the QFN package has also risen progressively. Failure to effectively dissipate this heat may lead to product damage [2,3]. Therefore, in order to ensure the reliability of QFN products, a thorough analysis of their thermal performance is essential and of significant importance.

Most QFN packages are equipped with copper-based thermal pads on their undersides, which directly contact the silicon chip. The QFN package is soldered onto the copper-based thermal pad on the PCB. This design facilitates the efficient transfer of heat generated by the chip's operation to the PCB, thereby reducing the internal temperature of the package.

The QFN package employs surface mount technology (SMT) for connection with PCB. The selected PCB material predominantly employs flame retardant (FR-4) for its cost-effectiveness and relatively minor environmental impact. However, the low thermal conductivity of FR-4 material results in elevated overall thermal resistance of the PCB, limiting heat conduction [4]. To enhance thermal exchange between the PCB and its surroundings, a certain number of vias are typically designed beneath electronic components [5].

Over the past decades, numerous scholars have conducted in-depth research on the thermal performance of QFN packages. At present, FEA has become the theoretical basis for engineering calculations and analysis. The finite element method can not only simplify complex problems but also save a lot of time and money. Krishnamoorthi [6] designed a new type of QFN package with better thermal performance by using chip attachment film material attached to the chip. Chang [7] predicted the effect of different convective conditions on the junction temperature of QFN packages using the finite element method. Fan [8] introduced 3D simulations of multi-chip QFN systems for thermal analysis, employing CFD-based thermal modeling to predict heat behavior under temperature cycling. Suwa [9] established a thermal resistance network between the chip and PCB through finite element modeling and associated simulations. Fu [10] directly affixed carbon nanotubes as micro-scale heat sinks onto chips, significantly improving chip heat dissipation. Xia [11] employed Flotherm computational fluid dynamics (CFD) software to predict the thermal performance of dual-row and conventional QFN packages. Bairi [12] affirmed the positive effect of wire bonding technology on temperature regulation in QFN16b packages. Chen [13] designed an integrated silicon-based microchannel heat dissipation module, shortening the heat conduction path and enhancing heat dissipation efficiency. Wang [14] proposed a thermal resistance network analytical model for calculating the average chip temperature of QFN-packaged chips on PCB. Wang [15] presented an enclosed cooling system integrating micro-pumps, heat exchangers, and silicon-based microchannel substrates to enhance cooling rates for high-power chips. Górecki [16] used analytical equations to study the influence of metal lead length, the ambient temperature, the solder area, the power dissipated in the device, and heat sink size on the thermal resistance of the device, and the calculated and measured results are basically the same. Górecki [17] also analyzed the effect of the choice of cooling system on the thermal parameters of thermally coupled power field effect tubes, and the results showed that the use of an active cooling system reduced the thermal resistance of the transistor under test by a factor of 20. Most of the more established methods of heat dissipation today involve adding a heat sink to the component. The heat sink can improve heat dissipation by increasing thermal convection. We intend to improve the heat dissipation of components by improving the heat conduction process.

It has been demonstrated that PCBs with thermal vias can significantly reduce thermal resistance during heat conduction [18]. Li [19] designed a congestion-minimizing hot-channel planning algorithm, which proved to be very effective in directly eliminating local hot spots. Beng [20] investigated the effect of different numbers of heat vias on the thermal resistance improvement of PCBs. Gautam [21] investigated the heat dissipation effect of four thermal via designs for power devices. Hossain [22] used carbon nanotubes (CNT) instead of copper as vertical heat sinks in a 3D chip and investigated its heat dissipation potential through finite element analysis. Simulation results show that carbon nanotube vias have better heat dissipation performance in 3D chips compared to conventional copper vias. Li [23] predicted solder joint thermal reliability through studying PCB pad design layouts for multi-row QFN packages. Shen [24] analyzed the effect of different design parameters on the thermal resistance of the through-hole and proposed an optimal design trajectory to minimize the thermal resistance of the through-hole. Wilcoxon [25] measured gaps within the thermal pad of various solder alloy compositions and microvia configurations in test boards, indicating that vias might introduce gaps without compromising the reliability or thermal resistance of QFN. Hollstein [26] used finite element analysis to show that increasing PCB thickness and bottom thermal pad thickness can enhance the heat dissipation capacity of QFN packages. Górecki [27] studied PCB thermal resistance influenced by designing PCBs with nine different thermal via layouts, and the results showed that it was possible to reduce the thermal resistance value by 34% just by changing the layout of the PCB. Currently, most of the research objects for thermal vias are traditional packages, which are not fully adaptable to various kinds of packages. Moreover, the design of thermal vias is mostly limited to the thermal pad, which does not fully utilize the excellent heat dissipation performance of thermal vias.


This study aims to conduct three-dimensional simulation analysis on QFN packages soldered onto PCB, with a focus on exploring the impact of thermal vias on the heat dissipation characteristics of high-lead QFN packages, followed by comparative analyses with conventional QFN and dual-row QFN. Firstly, reference parameters for the dimensions and material properties of the three QFN packages are provided, and model construction is achieved. In this paper, the influence of thermal via placement on the heat dissipation process of the high-lead QFN package is analyzed. It then describes two types of thermal via distribution (square and circular) located below the thermal pads and compares their heat dissipation effects. Subsequently, conventional QFN, dual-row QFN, and high-lead QFN packages are presented around the thermal vias placed around the I/O pads to illustrate the relationship between the maximum temperature of the three QFN packages and the diameter of thermal vias, as well as the thickness of copper plating.

## 2. Finite Element Simulation

FEA performs numerical simulation and analysis of complex physical systems by discretizing a continuous physical system into a finite number of small units. The paper provides a comprehensive exposition on the structural composition and heat transfer principles of QFN packages. Additionally, the boundary conditions and parameters employed in the simulations are elucidated, followed by the subsequent construction of the geometric model and mesh generation. Furthermore, the material properties employed in the study are presented.

### 2.1. Structural Composition and Heat Transfer Principles of QFN Package

The constituents of the QFN package encompass epoxy resin-based molding compound, die, die attach, thermal pad, solder, lead, and gold wires, as depicted in Figure 1. During operational conditions, heat transfer within the chip transpires through three modes: conduction, convection, and radiation, where conduction and convection emerge as the predominant mechanisms. The dissipated heat predominantly traverses the following paths to disperse into the surrounding environment: (1) A portion of the heat travels from the die to the molding compound, subsequently propagating from the molding compound's surface to the surroundings; (2) A portion of the heat travels from the die to the thermal pad, subsequently diffusing within the pad and eventually transferring to the PCB; (3) The remaining heat is transmitted through gold wires to the leads around the package and further transferred to the PCB through solder joints.



**Figure 1.** QFN package structure mounted on a PCB.

However, due to the relatively low thermal conductivity of the molding compound, a significant proportion of the heat generated by the die is transmitted to the PCB. Subsequently, this heat diffuses gradually from the PCB's surface into the surrounding environment. Nevertheless, owing to the relatively lower thermal conductivity of the PCB itself, the efficiency of heat transfer from the bottom surface of the PCB to the surrounding environment is relatively diminished.

## 2.2. Purpose and Boundary Conditions


This study has selected high-lead QFN packages as the research subjects. The primary focus is on investigating the impact of thermal via parameters on die heat dissipation performance, with the aim of minimizing the maximum temperature ( $T_{\max}$ ) of the high-lead QFN package. Simultaneously, an in-depth exploration is undertaken into the response variations of three types of QFN packages (conventional QFN, dual-row QFN, and high-lead QFN) under the influence of thermal vias. All three QFN packages are equipped with 68 leads. Among these, the dual-row QFN package employs a staggered layout for its leads, whereas the high-lead QFN package features lead embedded on its side. Table 1 provides comprehensive geometric dimensions and structural parameters for these three QFN models. To mitigate the influence of environmental factors on the QFN temperature distribution, a larger PCB size has been chosen. The environmental temperature is set at 25 °C.

**Table 1.** Main structural features of the three QFN designs.

Structure Feature	Conventional QFN	Dual-Row QFN	High-Lead QFN
Die size (mm)	2.8 × 2.8	2.8 × 2.8	2.8 × 2.8
Die thickness (mm)	0.3	0.3	0.3
Package size (mm)	8 × 8	8 × 8	8 × 8
Package thickness (mm)	0.75	0.75	0.75
Die attach thickness (mm)	0.02	0.02	0.02
Thermal pad size (mm)	4.6 × 4.6	4.6 × 4.6	4.6 × 4.6
Thermal pad QFN thickness (mm)	0.1	0.1	0.1
Thermal pad PCB thickness (mm)	0.035	0.035	0.035
PCB thickness (mm)	1.6	1.6	1.6
Lead size (mm)	0.4 × 0.2	0.4 × 0.2	-
Within row pitch (mm)	0.4	0.8	0.4
Between row pitch (mm)	-	0.5	-

## 2.3. Geometric Models

In the finite element model, we have efficiently implemented the relevant parts of the QFN package with appropriate simplifications. Due to the symmetry of the QFN package, we only need to model 1/4 of the model to obtain reliable results. As visually depicted in Figure 2, the models corresponding to the conventional QFN, dual-row QFN, and high-lead QFN packages are provided. These QFN models encompass a fundamental array of elements, notably the PCB, die, molding compound, die attach, thermal pad, leads, and the solder connecting the QFN package to the PCB.



**Figure 2.** Models for (a) conventional QFN, (b) dual-row QFN, and (c) high-lead QFN.

## 2.4. Material Characterization and Meshing


Table 2 presents an enumeration of the material performance parameters employed during the assessment of temperature distribution and thermal stress within the analytical

model. These materials encompass silicon, silver paste, FR-4, epoxy molding compound (EMC), SAC305 solder alloy, and copper thermal pads. The thermal conductivity of EMC and FR-4 is low compared to other materials, which is one of the main reasons for the accumulation of heat generated by the chip. In order to simplify the calculation process, we used FR-4 as the only material for the PCB. SAC305 solder has better thermal conductivity, which can improve the efficiency of heat transfer and thus reduce the influence of the solder on the experimental results in comparison with other solders.

**Table 2.** Material properties of QFN package.

Material	Thermal Conductivity (W/m °C)	Thermal Expansion (ppm/°C)	Young's Modulus (GPa)
Silicon	148	2.8	131
EMC	2.1	13.8	14.21
Copper	385	17.6	121
Silver Paste	5	31	2.3
FR-4	0.3	18	22
SAC305	64	19.1	37.4

Mesh generation stands as a pivotal stride within the realm of finite element numerical simulation analysis, where the quality of the mesh holds direct sway over the subsequent accuracy of numerical computation outcomes. In pursuit of heightened computational precision, we have escalated the resolution of the mesh. To reduce the difficulty of the calculation, we use tetrahedral and hexahedral cells. As illustrated in Figure 3, we unveil the regular mesh structure resultant from meticulous mesh generation endeavors. At this juncture, the aggregate count of mesh elements for the high-lead QFN package model tallies 397,176, concomitant with a node ensemble numbering 82,629.



**Figure 3.** Mesh simulation model for the high-lead QFN package.

### 3. Simulation Results


In this paper, we have primarily embraced fundamental steady-state thermal analysis and static structural analysis methodologies to comprehensively assess the heat dissipation capabilities and thermal stress characteristics of the QFN package. Our analytical framework begins by elucidating the simulated outcomes pertaining to the high-lead QFN package under varied thermal via parameters. Subsequently, building upon this foundation, we undertake an in-depth exploration encompassing the conventional QFN, dual-row QFN, and high-lead QFN packages, with the overarching objective of pinpointing the QFN



package that exhibits optimal thermal performance alongside its corresponding optimal thermal via parameters.

### 3.1. Steady-State Analysis of High-Lead QFN Package under Reference Conditions

To ascertain the temperature distribution, we have employed convective boundary conditions. Our assumption is that the model operates under natural convection conditions, with a convection coefficient set at  $20.0 \text{ W}/(\text{m}^2 \text{ }^\circ\text{C})$ . The internal heat generation rate of the QFN component during operational states is considered to be  $0.1 \text{ W}/\text{mm}^3$ . The power dissipation of the device is about  $0.24 \text{ W}$ . Furthermore, radiation effects have been disregarded. Under these established conditions, the calculated temperature distribution is depicted in Figure 4a. The observations reveal a notably uniform temperature distribution around the high-lead QFN package, signifying the transfer of heat from the die to the PCB, subsequently diffusing further across the PCB. Through computation, it is evident that the maximum temperature is concentrated around the chip, reaching a peak value of  $58.4 \text{ }^\circ\text{C}$ .




**Figure 4.** (a) Temperature distribution and (b) Stress distribution of high-lead QFN package.

In the context of static structural analysis, we have imposed displacement constraints in the X, Y, and Z directions at the bottom of the PCB board. Additionally, symmetric constraints have been enforced on the vertical planes in the X and Z directions to restrain displacements beyond the plane and rotations within the plane. By employing the outcomes of the fundamental steady-state thermal analysis, we have fed inputs into the static structural analysis module, rendering the stress distribution depicted in Figure 4b. The calculated outcomes underscore the occurrence of the maximum stress at the junction of the solder joint and the I/O pads, with a peak stress value of  $386.3 \text{ MPa}$ .

In order to further validate the excellent thermal performance of the high-lead QFN package, we used two additional QFN packages (the conventional QFN package and the dual-row QFN package) as references. Figure 5 illustrates the temperature distribution of these two QFN packages under reference conditions. The maximum temperature of the conventional QFN package is  $58.6 \text{ }^\circ\text{C}$ . Compared to the high-lead QFN package, the heat dissipation of the conventional QFN package is poor. While the maximum temperature of


the dual-row QFN package is 58.8 °C. The heat dissipation in the dual-row QFN package is the worst among the three packages.



**Figure 5.** Temperature distribution of (a) conventional QFN and (b) dual-row QFN packages under reference conditions.


### 3.2. Effect of Distance of Thermal via to the Center on Heat Dissipation of High-Lead QFN Package

Due to the relatively low thermal conductivity of the PCB, the heat generated by the die often accumulates between the die and the PCB, leading to an elevation in temperature. In order to address this concern, this section investigates the impact of thermal vias on the thermal dissipation performance of the high-lead QFN package by introducing thermal vias into the PCB. We explore this issue by analyzing the influence of thermal vias at different positions on the temperature distribution and conducting a comprehensive comparison against the results under baseline conditions. To mitigate the influence of multiple thermal vias, we have limited the number of thermal vias to one (Figure 6). Simultaneously, we have controlled the diameter and the copper plating thickness of the thermal vias. In this section, the diameter of the thermal via is set at 0.3 mm, with a copper plating thickness of 0.02 mm, ensuring a fair comparison between thermal vias positioned at various locations.



**Figure 6.** Distribution of a thermal via in a PCB.

Figure 7 illustrates the maximum temperature scenarios for the high-lead QFN package at different distances from the thermal via to the center of the heat source. It is observable that as the thermal via distance increases, the maximum temperature progressively rises. When the thermal via is located in the central position, the maximum temperature of the high-lead QFN package is 57.4 °C, indicating optimal heat dissipation performance. Compared to the baseline scenario, the maximum temperature has been reduced by approximately 1.0 °C. This observation indicates that the closer the thermal via is to the heat source, the more pronounced its effect on the thermal dissipation of the high-lead QFN package. It is worth noting that the high-lead QFN package shows a significant temperature change occurring within the range of 2 mm to 2.5 mm for thermal via distances. This is attributed to the thermal via positioned at 2 mm, located beneath the thermal pad and solder joint, facilitating efficient heat transfer and consequently better heat dissipation. Conversely, the heat generated by the die is not effectively transferred to the thermal via positioned at 2.5 mm, resulting in inferior heat dissipation performance.



**Figure 7.** Maximum temperatures at different distances from thermal via to the center of the heat source.

### 3.3. Effect of Different Thermal via Distributions on Heat Dissipation in High-Lead QFN Packages

Based on the discussion in the previous section, we can deduce that the closer the thermal vias are to the heat source, the more pronounced their effect on the thermal dissipation of the high-lead QFN package. In order to deeply study the heat dissipation effects of thermal vias, this section explores two distinct thermal via distribution patterns: square distribution and circular distribution (Figure 8). Our focus will be on investigating the impact of thermal via quantity under these two distribution conditions on heat dissipation performance. Concurrently, we have controlled the diameter and the copper plating thickness of the thermal vias at 0.3 mm and 0.02 mm, respectively.

Figure 9 presents the maximum temperatures for the high-lead QFN package under square distribution and circular distribution conditions with different numbers of thermal vias. The computational outcomes reveal that as the number of thermal vias increases, their contribution to heat dissipation becomes progressively more substantial. Notably, when the thermal via quantity reaches 9, the maximum temperature of the high-lead QFN package with thermal vias that are circularly distributed is 56.1 °C, which is slightly better than that



of the square-distributed thermal vias. However, with a further increase in the number of thermal vias, the square distribution of these thermal vias demonstrates a remarkable enhancement in heat dissipation effectiveness. Beyond 13 thermal vias, the heat dissipation performance of the square distribution becomes even more significant. This observation can be attributed to the fact that with a higher number of thermal vias, the circular distribution results in a more closely packed arrangement, causing heat accumulation and hindering timely heat conduction. When the number of thermal vias is 25, the maximum temperature of the high-lead QFN package with square-distributed thermal vias is 54.2 °C, which is 1.8 °C lower relative to that for thermal vias of 9.




Figure 8. Distribution of thermal vias (a) square distribution and (b) circular distribution.





Figure 9. Maximum temperatures at different thermal via quantity.

### 3.4. Integration of Thermal Vias with I/O Pads on PCB

While introducing thermal vias around the thermal pads can enhance the heat dissipation performance of the QFN package, the efficiency of heat transfer from the die to these thermal vias is relatively lower, resulting in suboptimal heat dissipation. To further optimize the heat dissipation efficiency, we consider the placement of thermal vias around the I/O pads and integrate these thermal vias with the I/O pads (Figure 10). To ensure simulation accuracy, the distance between the thermal vias and the I/O pads is set at 0.3 mm.




**Figure 10.** Integration of thermal vias with I/O pads: (a) conventional QFN, (b) dual-row QFN, and (c) high-lead QFN.


Figure 11 shows the temperature distribution of three different types of QFN packages under these conditions. The maximum temperatures of the conventional QFN, the dual-row QFN, and the high-lead QFN packages are 52.4 °C, 52.6 °C, and 52.0 °C, respectively. It is evident that among these three QFN packages, the high-lead QFN package demonstrates the best heat dissipation performance when thermal vias are combined with the I/O pads, resulting in a reduction of 6.4 °C in the maximum temperature. Therefore, this approach significantly enhances the heat dissipation efficiency of the QFN package. Furthermore, this method also substantially lowers the temperature of the solder joints, thereby reducing solder joint thermal stress and improving the solder joint's operational lifespan.

To further validate the excellent thermal performance of high-lead QFN, the variation of the maximum temperature of the three QFN packages with different thermal via diameters and copper plating thicknesses was discussed. Firstly, with the copper plating thickness of 0.02 mm, the effects of thermal via diameters ranging from 0.2 mm to 0.5 mm on chip heat dissipation were investigated. Subsequently, keeping the thermal via diameter at 0.3 mm, the copper plating thickness was gradually increased from an initial value of 0.01 mm to a maximum of 0.15 mm, ensuring that the vias were fully filled with copper.

Figure 12 illustrates the variation of the maximum temperature under different thermal via diameters. It is observed that with an increase in thermal via diameter, the maximum temperature decreases gradually for all three QFN packages, concurrently reducing thermal stress. The maximum temperature of the conventional QFN package has decreased from 53.5 °C to 50.6 °C. For the dual-row QFN package, the maximum temperature has decreased from 53.883 °C to 50.614 °C. The high-lead QFN package has seen a reduction in its maximum temperature from 53.1 °C to 50.2 °C. This is attributed to the larger thermal via diameter, which increases the contact area between heat and air, thus enhancing heat convection. Notably, the high-lead QFN package consistently maintains the lowest maximum temperature.




**Figure 11.** Temperature distribution with integration of thermal vias and I/O pads under reference conditions: (a) conventional QFN, (b) dual-row QFN, and (c) high-lead QFN.



**Figure 12.** Maximum temperatures for different thermal via diameters.

Figure 13 presents the variation of the maximum temperature under different copper plating thickness conditions. The results indicate a general increase in the maximum temperature for all three QFN packages as the copper plating thickness increases. The maximum temperature of the conventional QFN package increased from 52.4 °C to 54.9 °C. The maximum temperature of the dual-row QFN package increased from 52.6 °C to 55.5 °C. The maximum temperature of the high-lead QFN package increased from 52.0 °C to 54.5 °C. This rise is attributed to the increased copper thickness elongating the heat transfer path, subsequently elevating thermal resistance and affecting the heat dissipation effectiveness of the thermal vias. The increase in copper plating thickness from 0.01 mm to 0.02 mm resulted in a relatively small increase in the maximum temperature for all three QFN packages. This phenomenon is attributed to the reduced heat capacity of the copper plating layer when the thickness of the copper plating is decreased. Even in these scenarios, the high-lead QFN package maintains the lowest maximum temperature.



**Figure 13.** Maximum temperatures for thermal vias with different copper plating thicknesses.

Based on the data presented in this section, it can be concluded that, under variations in thermal via diameter and copper plating thickness, the high-lead QFN package exhibits superior heat dissipation performance.

#### 4. Conclusions

The study employs finite element analysis to investigate the impact of thermal via design on the heat dissipation performance of high-lead QFN packages in comparison with conventional QFN and dual-row QFN packages. A systematic examination of four factors—thermal via distance, quantity, diameter, and copper plating thickness—was conducted, employing fundamental steady-state thermal analysis and static structural analysis techniques. Corresponding models were established using Ansys software, yielding a series of valuable outcomes.

In this paper, we verify the effectiveness of thermal vias and the superiority of heat dissipation in high-lead QFN packages. The analysis results indicate that, within the high-lead QFN package, a closer proximity of thermal vias to the heat source corresponds to more significant heat dissipation effects. Thermal vias situated beneath the thermal pad exhibit enhanced heat dissipation effectiveness. When designing thermal vias, we should try to arrange the thermal vias as close as possible to the heat source and try to ensure complete contact between the thermal vias and the heat source. Increasing the quantity of thermal vias enhances heat dissipation, with square distribution layouts showing more distinct advantages over circular ones, particularly when the quantity of thermal vias is

substantial. When components that require heat dissipation are soldered to the PCB, we should maximize the number of thermal vias and arrange them in a square distribution.

We verified the effectiveness of combining I/O pads and thermal vias. This design not only reduces the junction temperature of the QFN packages but also significantly lowers the temperature of the solder joints, thus reducing the thermal stress at the solder joints. In cases where solder joints are prone to failure due to high temperatures, we can use this design to improve the solder joint life. Enlarging the thermal via diameter contributes to improved heat dissipation. However, elevating the copper plating thickness may amplify the PCB's thermal resistance, exerting adverse effects on QFN heat dissipation. In general, under consistent conditions of thermal via diameter and copper plating thickness, the high-lead QFN package demonstrates optimal heat dissipation performance. All of these conclusions are based on a model with uniform thickness, homogeneous structure, and perfect contact between the materials.

In summary, this study provides a solid theoretical foundation and practical guidance for designing new QFN packages and optimizing PCB structures. This study helps to improve the heat dissipation performance of QFN packages for manufacturing more reliable electronic components. The investigations were performed for the PCB containing only one copper layer. The thermal vias could be more important when the PCB with two copper layers is used. In our future work, we will continue to improve the heat dissipation of QFN packages through the combined optimization of the heat convection process and the heat conduction process. In future work, we will design experiments to verify the obtained computation results.

**Author Contributions:** Conceptualization, D.D.; formal analysis, W.Z. and Z.Y.; investigation, Z.Y.; writing—original draft, Z.Y.; writing—review and editing, W.Z. and Z.Y.; project administration, D.D. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by the SJTU-Zhongmu Joint Research Center for Materials and Technology of Intelligent and Connected Vehicles (No.202310) and Suzhou Aeroton Technology Co. Ltd.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** Data available for request.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Lall, P.; Kothari, N. Effect of voids on thermo-mechanical reliability of QFN solder joints. In Proceedings of the 19th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), Orlando, FL, USA, 21–23 July 2020; pp. 1255–1263.
2. Ning, Y.; Azarian, M.H.; Pecht, M. Effects of voiding on thermomechanical reliability of copper-filled microvias: Modeling and simulation. *IEEE Trans. Device Mater. Reliab.* **2015**, *15*, 500–510. [[CrossRef](#)]
3. Wild, P.; Grözinger, T.; Lorenz, D.; Zimmermann, A. Void formation and their effect on reliability of lead-free solder joints on MID and PCB substrates. *IEEE Trans. Reliab.* **2017**, *66*, 1229–1237. [[CrossRef](#)]
4. Yu, C.J.; Buttay, C.; Labouré, É. Thermal management and electromagnetic analysis for GaN devices packaging on DBC substrate. *IEEE Trans. Power Electron.* **2017**, *32*, 906–910. [[CrossRef](#)]
5. Negrea, C.; Svasta, P. Modeling of thermal via heat transfer performance for power electronics cooling. In Proceedings of the 2011 IEEE 17th International Symposium for Design and Technology in Electronic Packaging (SIITME 2011), Timisoara, Romania, 20–23 October 2011; pp. 107–110.
6. Krishnamoorthi, S.; Goh, K.Y.; Chong, D.Y.R.; Kapoor, R.; Sun, Y.S. Thermal characterization of a thermally enhanced QFN package. In Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003), Singapore, 12–12 December 2003; pp. 485–490.
7. Chang, C.L.; Hsieh, Y.Y. Thermal analysis of QFN packages using finite element method. In Proceedings of the 5th International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, Brussels, Belgium, 10–12 May 2004; pp. 499–503.

8. Xuejun, F. Combined thermal and thermomechanical modelling for a multi-chip QFN package with metal-core printed circuit board. In Proceedings of the Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena In Electronic Systems (IEEE Cat. No.04CH37543) 2004, Las Vegas, NV, USA, 1–4 June 2004; Volume 372, pp. 377–382.
9. Suwa, T.; Hadim, H. Optimal placement of heat generating components at various levels of electronics packaging. In Proceedings of the ASME International Mechanical Engineering Congress and Exposition, Lake Buena Vista, FL, USA, 13–19 November 2009; pp. 185–190.
10. Fu, Y.F.; Nabiollahi, N.; Wang, T.; Wang, S.; Hu, Z.L.; Carlberg, B.; Zhang, Y.; Wang, X.J.; Liu, J.H. A complete carbon-nanotube-based on-chip cooling solution with very high heat dissipation capacity. *Nanotechnology* **2012**, *23*, 7. [[CrossRef](#)] [[PubMed](#)]
11. Xia, G.F.; Qin, F.; Zhu, W.H.; Ma, X.B.; Gao, C. Comparative analysis of reliability between dual-row and conventional QFN packages. In Proceedings of the 13th International Conference on Electronic Packaging Technology and High Density Packaging (ICEPT-HDP), Dalian, China, 10–13 August 2022; pp. 615–618.
12. Bairi, A. Effects of the wire-bonding technique on the QFN16b's thermal performance. New correlations for the free convective heat transfer coefficient. *Int. Commun. Heat Mass Transf.* **2015**, *69*, 59–65. [[CrossRef](#)]
13. Chen, C.; Hou, F.Z.; Ma, R.; Su, M.Y.; Li, J.; Cao, L.Q. Design, integration and performance analysis of a lid-integral microchannel cooling module for high-power chip. *Appl. Therm. Eng.* **2021**, *198*, 11. [[CrossRef](#)]
14. Wang, Y.C.; Wei, X.; Zhang, G.H.; Hu, Z.F.; Zhao, Z.W.; Wang, L. Analytical thermal resistance model for calculating mean die temperature of eccentric quad flat no-leads packaging on printed circuit board. *AIP Adv.* **2021**, *11*, 12. [[CrossRef](#)]
15. Wang, R.; Qian, J.Y.; Wei, T.; Huang, H.J. Integrated closed cooling system for high-power chips. *Case Stud. Therm. Eng.* **2021**, *26*, 6. [[CrossRef](#)]
16. Górecki, K.; Zarebski, J. Modeling the Influence of Selected Factors on Thermal Resistance of Semiconductor Devices. *IEEE Trans. Compon. Pack. Manuf. Technol.* **2014**, *4*, 421–428. [[CrossRef](#)]
17. Górecki, K.; Posobkiewicz, K. Influence of a Cooling System on Power MOSFETs' Thermal Parameters. *Energies* **2022**, *15*, 2923. [[CrossRef](#)]
18. Zampino, M.A.; Kandukuri, R.; Jones, W.K. High performance thermal vias in LTCC substrates. In Proceedings of the 8th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, San Diego, CA, USA, 30 May–1 June 2002; pp. 179–185.
19. Li, Z.Y.; Hong, X.L.; Zhou, Q.; Bian, J.N.; Yang, H.H.; Pitchumani, V. Efficient thermal-oriented 3D floorplanning and thermal via planning for two-stacked-die integration. *ACM Transact. Des. Automat. Electron. Syst.* **2006**, *11*, 325–345. [[CrossRef](#)]
20. Beng, A.L.Y.; Gan Sik, H.; Devarajan, M. Optimization of thermal vias for thermal resistance in FR-4 PCBs. In Proceedings of the Fifth Asia Symposium on Quality Electronic Design (ASQED 2013), Penang, Malaysia, 26–28 August 2013; pp. 345–349.
21. Gautam, D.S.; Musavi, F.; Wager, D.; Edington, M. A comparison of thermal vias patterns used for thermal management in power converter. In Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE), Denver, CO, USA, 15–19 September 2013; pp. 2214–2218.
22. Hossain, M.S.; Masood, K.I.; Barua, A.; Subrina, S. Thermal management of 3-D IC using carbon nanotube thermal via. In Proceedings of the 2012 7th International Conference on Electrical & Computer Engineering (ICECE), Dhaka, Bangladesh, 20–22 December 2012; pp. 205–208.
23. Li, L. Reliability modeling and testing of advanced QFN packages. In Proceedings of the IEEE 63rd Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 28–31 May 2013; pp. 725–730.
24. Shen, Y.F.; Wang, H.; Blaabjerg, F. Thermal resistance modelling and design optimization of PCB vias. *Microelectron. Reliab.* **2018**, *88–90*, 1118–1123. [[CrossRef](#)]
25. Wilcoxon, R.; Hillman, D.; Pearson, T. Effects of solder voiding on the reliability and thermal characteristics of quad flatpack nolead (QFN) components. In Proceedings of the 37th Annual Semiconductor Thermal Measurement, Modeling and Management Symposium (SEMI-THERM), San Jose, CA, USA, 22–26 March 2021; pp. 20–26.
26. Hollstein, K.; Yang, X.; Weide-Zaage, K. Thermal analysis of the design parameters of a QFN package soldered on a PCB using a simulation approach. *Microelectron. Reliab.* **2021**, *120*, 8. [[CrossRef](#)]
27. Górecki, K.; Posobkiewicz, K. Influence of a PCB Layout Design on the Efficiency of Heat Dissipation and Mutual Thermal Couplings between Transistors. *Electronics* **2023**, *12*, 4116. [[CrossRef](#)]

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.