Power Supply Control from PCB to Chip Core

White Paper

By: Nur Devnani,
Eileen Murray
Avago Technologies

Abstract

As silicon technology advances to enable higher density ASICs, the core logic voltage decreases. The lower voltage, in combination with higher current requirements, requires tighter tolerances on the power supplies. The control of the power supplies from the PCB to the die is the subject of this study. A frequency sweep simulation using typical bypass values shows that a discrete package capacitor is not a significant factor in reducing the chip core power supply fluctuation. A small voltage boost at the PCB supply can provide a more economical solution to managing the device supplies.

Introduction

Package design for high performance ASICs includes power plane optimization and appropriate placement of package bypass capacitors—in some cases with the addition of externally-placed discrete capacitors. This results in an optimal power supply network system and voltage tolerances that are within specification. This study focuses on the effects of low inductance package capacitors in reducing power supply jitter. Unlike I/O power supplies, the core current drawn by various frequency components is not easily determined. Therefore, the overall power supply bypassing scheme needs to cover the tolerance requirement for the entire estimated operating frequency range.

Substrate effective power supply inductance

One of the main functions of the IC package is to deliver core power from the PCB to the center of the chip. The power/ground pin assignments and the reference plane layer stack in the substrate are designed to minimize the parasitic resistance and inductance and hence minimize change to the supply voltage at the die. The AC fluctuation caused by the substrate inductance is discussed in this section. The substrate resistance also causes DC droop, which will be reviewed in a subsequent section.

As shown in Figure1, the core power supply network in the substrate includes the following interconnects:

- Chip -> Flip Chip (FC) bumps
- FC bumps -> Via from FC bumps
- Via from FC bumps -> VDD/GND trace/plane
- VDD/GND trace/plane -> Via to BGA pins
- Via to BGA pins -> Package pins
- Package pins -> PCB

Each interconnect section has a resistance (R) and an inductance (L), but negligible capacitance (C).

Figure 1. Substrate cross section.
Using a standardized core VDD/GND bump and pin pattern as shown in Figure 2, the resistance and inductance values for the substrate interconnects are shown in Table 1 for the following assumptions:

Chip core size of 8 mm x 12 mm
- Core bump column pitch of 2112 µm
- Number of VDD/GND pins based on a 1% DC voltage drop due to the substrate
- HITCE substrate of 2 mm thickness

For this evaluation, typical values for an Avago Technologies’ 0.13 µm package design, as detailed in Table 1, are used.

The voltage fluctuation across the inductance is:
\[ \Delta V_{DD} = \text{Eff} \times \left(\frac{\text{di}}{\text{dt}}\right) \]
Where:
\[ \Delta V_{DD} = \text{AC power supply fluctuation due to the package inductance (V)} \]
\[ \text{Eff} = \text{substrate effective power supply inductance (H)} \]
\( \left(\frac{\text{di}}{\text{dt}}\right) = \text{the rate of change of the current drawn by the chip core circuitry (A/s)} \)

For example, for high frequency applications, with a core di/dt of 1 A/100 ps, using the representative substrate,
\[ \text{Eff} = (0.26 + 4.64 + 7.07 + 52.9 + 8.68) \mu\text{H} \]
\[ = 73.55 \mu\text{H} \]
\[ \Delta V_{DD} = 73.55/100 \text{V} = 0.735 \text{V} \]

Fortunately, this high frequency fluctuation is not seen at the chip core since it is mostly bypassed by the on-chip capacitance. With the on-chip bypass, the substrate effective power supply inductance is no longer the main factor in power supply jitter, particularly in high frequency applications.

**PCB, package and on-chip bypass**

A simplified power supply network, its AC equivalent circuit, and the transfer function are shown in Figure 3. This RLC band pass filter is characterized by the resonance frequency, \( \omega_o \), and the quality factor of the tuned circuit, \( Q_1 \).

\[ \omega_o = \frac{1}{\sqrt{LC}} \]
\[ Q = \frac{\omega_o}{(3-\text{dB BW})} \]

Where:
\( \omega_o = \text{the resonance frequency (rad/s)} \)
\( Q = \omega_o/(3-\text{dB BW}) \) is the quality factor of the tuned network
\( R = \text{total resistance in the loop (\Omega)} \)
\( L = \text{total inductance in the loop (H)} \)
\( C = \text{total (series) capacitance in the loop (F)} \)

---

**Table 1. Representative Package Inductance and Resistance Values**

<table>
<thead>
<tr>
<th></th>
<th>Bumps</th>
<th>Via from bump: total 116 pairs</th>
<th>VDD/GND plane</th>
<th>Via to pins: total 16 pairs</th>
<th>Package pins</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Geometry</strong></td>
<td>Diameter = 100 µm Height = 75 µm</td>
<td>Diameter = 75 µm Length = 1 mm</td>
<td>Width = 8 mm Length = 12 mm</td>
<td>Diameter = 150 µm Length = 1 mm</td>
<td>Diameter = 760 µm</td>
</tr>
<tr>
<td><strong>L</strong></td>
<td>0.26 pH</td>
<td>4.64 pH</td>
<td>7.07 pH</td>
<td>52.90 pH</td>
<td>8.68 pH</td>
</tr>
<tr>
<td><strong>R</strong></td>
<td>0.02 mΩ</td>
<td>0.30 mΩ</td>
<td>0.52 mΩ</td>
<td>0.51 mΩ</td>
<td>0.22 mΩ</td>
</tr>
</tbody>
</table>
For steady state analysis, $s = j\omega$

At DC, $\omega = 0$
From the transfer function: $V_{\text{chip}}/I_{\text{core}} = R$.
At very high frequency, $\omega \rightarrow \infty$
$V_{\text{chip}}/I_{\text{core}} \rightarrow 0$
At the resonance frequency, $\omega_0 = 1 / \sqrt{LC}$
The magnitude of $(V_{\text{chip}}/I_{\text{core}})$ is maximum

A more complete circuit showing the power delivery from the PCB to the chip core is shown in Figure 4. This circuit is used for the sensitivity analysis to determine the relative importance of the on-chip, package, and PCB bypass capacitance for core supply jitter. Since the investigation is focused on the chip voltage fluctuation contributed by the package parasitic inductance, an ideal DC voltage source of 1.2 V was modeled at the PCB, and a variable frequency current source of 1 A at the chip represents the current drawn by the core circuitry.

The effectiveness of the PCB, package, and on-chip capacitors at the low, medium, and high frequency ranges are shown in the following AC simulation results. For this simulation, the base case PCB bypass capacitance is $5 \times 0.22 \mu F$, package bypass capacitance is $2 \times 56 nF$, and on-chip bypass capacitance is $20 nF$. 

Figure 3. A simplified power supply network as a band pass second-order filter.
PCB model:
- Ferrite bead model
- PCB bypass capacitors
- Ideal DC source

Package/substrate interconnect model:
- Package bypass capacitor model

Die model:
- Variable freq current source
- On-chip bypass
- $V_{chip}$ - Voltage level at chip core

Figure 4. A more complete core power supply network which includes the PCB, package, and die models.
**PCB bypassing for the low frequency range of < 5 MHz**

An example π structure LC filter on the PCB that includes an RFI ferrite bead and the PCB bypass capacitors is shown in Figure 5. (This is just an example; the actual schematic changes with different PCB applications.) In the schematic, the two main components are the inductor L9 (ferrite bead) and the capacitor C36 (5 x 0.22 µF) outlined in the rectangles.

![Schematic diagram](image)

**Figure 5.** The low frequency band pass filter of the power supply network with series inductance of 1.27 µH and effective capacitor values of 5 x 0.22 µF.

Figure 6 shows the magnitude of die voltage fluctuations with various PCB capacitor values, assuming a flat 1 A core current drawn at all frequencies. The large capacitance and inductance values provide a low frequency band pass filter at the resonance frequency of less than 1 MHz. A larger capacitance value would shift the peak to a lower frequency and reduce the peaking amplitude.

![Frequency spectrum graph](image)

**Figure 6.** Vchip frequency spectrum for various PCB bypass capacitor values, base case package bypass of 2 x 0.056 µF, and on-chip bypass of 20 nF.
Figure 7 shows no change in the lower range (less than 1 MHz) frequency spectrum when the package bypasses of 2 x 56 nF are removed, even though the high frequency peak amplitude is larger.

Figure 7. Vchip frequency spectrum using the same PCB and on-chip bypass capacitor values in Fig. 6, but no package bypass. Simulation results show medium frequency peaking, 8 dB higher peak at the high frequency range: the marker m1 shows peaking amplitude of 12.38 dB @ 56 MHz, in comparison with the 4 dB @ 70 MHz in Figure 6.

Package bypassing for the medium frequency range of 5 - 100 MHz

Figure 8 shows the package core supply model using a typical chip core size of 8 mm x 12 mm, standardized TS13 core bumps, and 16 pairs of VDD/GND pins.

Figure 8. Package core supply interconnect model showing the long inductance path of 0.73 nH to the package capacitors.
Figures 9 and 10 show the simulation results when changing the number and the value of the package bypass capacitors.

In all cases, the package capacitor does not offer improvement in reducing high frequency core power ripple. The curves converge at the frequency of 150 MHz in the case of two-package bypass (Figure 9) and at 300 MHz in the case of eight-package bypass (Figure 10).

The package bypass of 22-56 nF could reduce the supply ripple in some applications where the peak core current is in a very narrow medium frequency range of 20-70 MHz.

---

**Figure 9.** Vchip frequency spectrum for various values of package bypass, base case PCB bypass of 2 x 0.22 µF, and on-chip bypass of 20 nF.

**Figure 10.** Same as Figure 9 with four times the quantity of package bypass, base case PCB bypass of 2 x 0.22 µF, and on-chip bypass of 20 nF.
On-chip bypassing for the high frequency range of > 100 MHz

Figure 11 shows the high frequency loop where the main components are:

C = On-chip bypass
L = Inductance from PCB bypass // inductance from package bypass

On-chip bypassing for the high frequency range of > 100 MHz

Figures 12 through 14 show the AC simulation for the combined lumped on-chip bypass capacitance value of 5-40 nF with 1A of AC current drawn by the core circuitry. In actual products, the on-chip capacitors are distributed throughout the die close to the core circuitry and, therefore, should supply better instantaneous current to different sections of the core.

Simulation results in Figure 12 show different high frequency responses for different values of on-chip bypass capacitors. For the representative power supply network used in this analysis, with a flat 1 A core current frequency spectrum, the 40 nF on-chip bypass capacitor limits the supply jitter to 50 mV for frequencies above 100 MHz, while an on-chip bypass of 5 nF provides the same 50 mV limitation for frequencies above 700 MHz. Figures 13 and 14 show no effect of package bypass for the high frequency range core ripple.
Figure 12. Vchip frequency spectrum for various on-chip capacitance values with the base case PCB bypass of 5 x 0.22 µF, and package bypass of 2 x 56 nF.

Figure 13. Vchip frequency spectrum comparison for on-chip bypass of 5 nF, base case PCB bypass, with and without package bypass of 2 x 56 nF.

Figure 14. Vchip frequency spectrum comparison for on-chip bypass of 40 nF, base case PCB bypass, with and without package bypass of 2 x 56 nF.
DC droop

The analysis has addressed the AC voltage fluctuation, which is mostly determined by:

- The on-chip bypass for the high frequency range
- The PCB bypass for the low frequency range

The analysis indicates that package bypass can only help in low margin situations.

In addition to the inductance, the substrate also adds resistance to the power supply network. The higher resistance (lower Q) can help to dampen the resonance amplitude and distribute the noise over a wider frequency range. Unfortunately, the same resistance causes a DC voltage drop that offsets the AC fluctuation to a lower voltage level, and therefore, lowers the power supply noise margin.

The DC resistance includes the PCB interconnect from the DC-DC converter to the package pins ($R_{\text{pcb}}$), package interconnect ($R_{\text{pkg}}$) and the power grid on the die ($R_{\text{die}}$). The total DC resistance varies from system to system, depending on the part location in reference to the DC source on the PCB and the distance from the core circuitry to the closest bump.

The representative circuitry in Figure 4 shows $R_{\text{pcb}} = 5.81 \ \text{mQ}$, $R_{\text{pkg}} = 1.55 \ \text{mQ}$, $R_{\text{die}} = 5 \ \text{mQ}$. If the $R_{\text{pcb}}$ has been compensated for at the PCB, the total resistance is in the range of 3-6.55 mQ. With this resistance range, a core RMS current of 5-10 A would cause a DC drop of 15-65.5 mV. For the core supply voltage of 1.2 V * 10% (1200 * 120 mV), this DC offset lowers the allowed AC fluctuation to 120 - 65.5 = 54.5 mV. A better alternative is to boost the PCB supply voltage to compensate for the average DC drop of 40 mV. In this case, the allowed AC fluctuation amplitude will be 95 mV if the PCB voltage supply is 1.24 V.

In general, the package interconnect resistance can be reduced by increasing the number of VDD/GND pins. Table 2 provides a quick guide to the minimum number of core power pins required for different core power levels based on the allowed package DC drop of 1% to 5% and the maximum current carrying capability of substrate interconnects.

<table>
<thead>
<tr>
<th>Core power</th>
<th>Max current of 1 A/pin</th>
<th>Substrate DC drop = 1%</th>
<th>Substrate DC drop = 2%</th>
<th>Substrate DC drop = 2.5%</th>
<th>Substrate DC drop = 5%</th>
</tr>
</thead>
<tbody>
<tr>
<td>5 W</td>
<td>8 pins</td>
<td>16 pins</td>
<td>8 pins</td>
<td>6 pins</td>
<td>3 pins</td>
</tr>
<tr>
<td>10 W</td>
<td>17 pins</td>
<td>32 pins</td>
<td>16 pins</td>
<td>13 pins</td>
<td>6 pins</td>
</tr>
<tr>
<td>15 W</td>
<td>25 pins</td>
<td>49 pins</td>
<td>24 pins</td>
<td>19 pins</td>
<td>10 pins</td>
</tr>
<tr>
<td>20 W</td>
<td>33 pins</td>
<td>65 pins</td>
<td>32 pins</td>
<td>26 pins</td>
<td>13 pins</td>
</tr>
<tr>
<td>25 W</td>
<td>42 pins</td>
<td>81 pins</td>
<td>40 pins</td>
<td>32 pins</td>
<td>16 pins</td>
</tr>
<tr>
<td>30 W</td>
<td>50 pins</td>
<td>97 pins</td>
<td>49 pins</td>
<td>39 pins</td>
<td>19 pins</td>
</tr>
<tr>
<td>35 W</td>
<td>58 pins</td>
<td>113 pins</td>
<td>57 pins</td>
<td>45 pins</td>
<td>23 pins</td>
</tr>
<tr>
<td>40 W</td>
<td>67 pins</td>
<td>129 pins</td>
<td>65 pins</td>
<td>52 pins</td>
<td>26 pins</td>
</tr>
<tr>
<td>45 W</td>
<td>75 pins</td>
<td>146 pin</td>
<td>73 pins</td>
<td>58 pins</td>
<td>29 pins</td>
</tr>
<tr>
<td>50 W</td>
<td>83 pins</td>
<td>162 pins</td>
<td>81 pins</td>
<td>65 pins</td>
<td>32 pins</td>
</tr>
<tr>
<td>55 W</td>
<td>92 pins</td>
<td>178 pins</td>
<td>89 pins</td>
<td>71 pins</td>
<td>36 pins</td>
</tr>
</tbody>
</table>
Conclusions

- Discrete bypass capacitors attached to the flip-chip package have minimal impact on the chip core supply voltage fluctuation. The on-chip bypass devices play a more critical role in meeting the core supply voltage specification.

- An accurate model of the core current frequency spectrum in the system application can help the designers meet the voltage specification without adding excess on-chip bypass. To minimize the possibility of operating at peak frequencies, this analysis should be jointly completed by the designers of the PCB, package, and chip at an early stage in the design cycle.

- For larger die with high currents, a slight boost in the PCB voltage level could relax the AC voltage ripple specification. This is true for all frequency ranges and is not limited to the core supply voltage.

References