• SMTnet
  • »
  • Technical Library
  • »
  • Innovative Electroplating Processes for IC Substrates - Via Fill, Through Hole Fill, and Embedded Trench Fill

Innovative Electroplating Processes for IC Substrates - Via Fill, Through Hole Fill, and Embedded Trench Fill

Published:

June 21, 2021

Author:

Saminda Dharmarathna , Sy Maddux , Chao Benjamin , Ivan Li , William Bowermana , Kesheng Feng , Jim Watkowski

Abstract:

In this era of electronics miniaturization, high yield and low-cost integrated circuit (IC) substrates play a crucial role by providing a reliable method of high density interconnection of chip to board. In order to maximize substrate real-estate, the distance between Cu traces also known as line and space (L/S) should be minimized. Typical PCB technology consists of L/S larger than 40 µ whereas more advanced wafer level technology currently sits at or around 2 µm L/S. In the past decade, the chip size has decreased significantly along with the L/S on the substrate. The decreasing chip scales and smaller L/S distances has created unique challenges for both printed circuit board (PCB) industry and the semiconductor industry. Fan-out panel-level packaging (FOPLP) is a new manufacturing technology that seeks to bring the PCB world and IC/semiconductor world even closer. While FOPLP is still an emerging technology, the amount of high-volume production in this market space provide a financial incentive to develop innovative solutions in order to enable its ramp up. The most important performance aspect of the fine line plating in this market space is plating uniformity or planarity. Plating uniformity, trace/via top planarity, which measures how flat the top of the traces and vias are a few major features. This is especially important in multilayer processing, as nonuniformity on a lower layer can be transferred to successive layers, disrupting the device design with catastrophic consequences such as short circuits. Additionally, a non-planar surface could also result in signal transmission loss by distortion of the connecting points, like vias and traces. Therefore, plating solutions that provide a uniform, planar profile without any special post treatment are quite desirable....

  • Download Innovative Electroplating Processes for IC Substrates - Via Fill, Through Hole Fill, and Embedded Trench Fill article
  • To read this article you need to have Adobe PDF installed

You must be a registered user to talk back to us.

 
Company Information:

MacDermid Inc.

MacDermid is a global provider of specialty chemicals for the most complex printed circuit board designs. We specialize in the areas of final finishes, through-hole metallization, and circuit formation.

Waterbury, Connecticut, USA

Antistatic, Manufacturer of Assembly Material

  • Phone 203-575-5700

MacDermid Inc. website

Company Postings:

(7) technical library articles

  • Jun 28, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
  • Jun 15, 2021 - Dispensing EMI Shielding Materials: An Alternative to Sputtering | Nordson ASYMTEK
  • Feb 20, 2021 - Humitector™ Type 2 Non-Reversible Humidity Indicator Cards from Clariant help assure the integrity of moisture-sensitive surface-mount devices | Clariant Cargo & Device Protection
  • Jan 03, 2021 - Reflow Soldering Processes and Troubleshooting: SMT, BGA, CSP and Flip Chip Technologies | SMTnet
  • Dec 07, 2020 - A Non-destructive Approach to Identify Intermittent Failure Locations on Printed Circuit Cards (PCC) that have been Temperature Cycle Tested | ACI Technologies, Inc.
  • Browse Technical Library »

Innovative Electroplating Processes for IC Substrates - Via Fill, Through Hole Fill, and Embedded Trench Fill article has been viewed 90 times

  • SMTnet
  • »
  • Technical Library
  • »
  • Innovative Electroplating Processes for IC Substrates - Via Fill, Through Hole Fill, and Embedded Trench Fill
pcb assembly supplies

Manufacturing Software