SMT, PCB Electronics Industry News
  • SMTnet
  • »
  • Industry News
  • »
  • Lattice MachXO2 PLD Family Sets New Standards for Low Cost, Low Power Designs

Lattice MachXO2 PLD Family Sets New Standards for Low Cost, Low Power Designs

Nov 08, 2010

MachXO2: the Do-it-All PLD for low density applications.

MachXO2: the Do-it-All PLD for low density applications.

HILLSBORO, OR - Lattice Semiconductor Corporation (NASDAQ: LSCC) today unveiled its new MachXO2™ PLD family, which offers designers of low-density PLDs an unprecedented mix of low cost, low power and high system integration in a single device.

Up to 30% Lower Cost, Over 100X Power Reduction Highlight New Benefits for Low-density PLD Designers

Built on a low power 65-nm process featuring embedded Flash technology, the MachXO2 family delivers a 3X increase in logic density, a 10X increase in embedded memory, more than a 100X reduction in static power and up to 30% lower cost compared to the MachXO™ PLD family. In addition, several popular functions used in low-density PLD applications, such as User Flash Memory (UFM), I2C, SPI and timer/counter, have been hardened into the MachXO2 devices, providing designers a “Do-it-All-PLD” for high volume, cost sensitive designs.

A video demonstration of the MachXO2 PLD Family can be viewed here:

English -

Chinese -

Japanese -

Images of the MachXO2 PLD Family can be viewed and downloaded here:

“Through the use of 65-nm embedded Flash technology, we have reduced costs and increased functionality for our traditional customers in the computing, industrial and telecommunication infrastructure markets, while dramatically reducing power consumption for designers of consumer equipment,” said Gordon Hands, Director of Marketing for Low Density and Mixed Signal Solutions. “Many early access customers are already evaluating and designing with MachXO2 devices in a broad range of applications.”

Three Product Options For Maximum Flexibility

The MachXO2 family offers three options for maximum flexibility. MachXO2 ZE devices range from 256 to 7K look-up tables (LUTs), operate off a nominal 1.2V power supply, and support system performance up to 60MHz. With power specified as low as 19uW and packages as small as 2.5mmx2.5mm, the MachXO2 ZE devices are optimized for cost-sensitive, low power consumer design applications such as smart phones, GPS devices and PDAs.

MachXO2 HC devices range from 256 to 7K LUTs, operate off a nominal 3.3V or 2.5V power supply, and support system performance up to 150MHz. Offering up to 335 user I/O and a robust design solution (instant-on, non-volatile, input hysteresis and single-chip), these devices are ideal for control applications in end markets such as telecommunications infrastructure, computing, industrial and medical equipment.

MachXO2 HE devices range from 2K to 7K LUTs, operate off a nominal 1.2V power supply and support system performance up to 150MHz. These devices are optimized for power sensitive system applications.

Reaction from Early Access Customers

“For the last two years, we have used MachXO PLDs in our CCTV video over fiber optic multiplexers because they deliver compelling system integration benefits combined with a flexible and cost effective architecture,” said Mr. Zhu Guangxin, Vice President of Engineering at Obtelecom. “For our next generation products, MachXO2 PLDs will enable us to provide more features to our customers at lower prices.”

“We have been actively designing with MachXO2 devices and will be using them in our CNC (computer numerical control) products,” said Mr. An Luping, R&D Manager at KND CNC Technique. “The unique system integration benefits of the MachXO2 family, such as hardened I2C / SPI functions and User Flash Memory, combined with low power consumption and attractive price points, allow us to use these devices as alternatives to high risk and expensive discretes, ASICs and ASSPs.”

Free Design Tools and Free Reference Designs Accelerate Development Time

Customers can start designing with MachXO2 devices today using Lattice Diamond™ v1.1 software, which can be downloaded for free from the Lattice website at

Existing ispLEVER® software users have the option to use the free ispLEVER v8.1 SP1 Starter software, downloadable from the Lattice web site, with an installed control pack. Visit

In order to enable quick and efficient design and deployment of commonly used functions in system and consumer applications, more than 20 reference designs using MachXO2 devices can be downloaded for free from the Lattice website at

In addition, Lattice plans to make available two development kits that accelerate the evaluation of MachXO2 devices. Details can be found at

Pricing and Availability

MachXO2 LCMXO2-1200ZE and LCMXO2-1200HC devices are now available as Alpha samples, with engineering sample devices scheduled to be available in December 2010 and production devices available in March 2011. Pricing for the LCMXO2-256ZE/HC TQFP100 is $0.75 and the LCMXO2-1200ZE/HC TQFP100 is $2.00, both in 500KU volume. All members of the MachXO2 family are expected to be shipping in production by the end of Q3 2011. For more information about the Lattice MachXO2 PLD family, visit

Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit

Mar 28, 2011 -

New Low Cost Breakout Boards Accelerate PLD Design and Hardware Evaluation

Feb 14, 2011 -

Lattice at Embedded World: New Products and Technologies for Embedded Design Applications

Feb 07, 2011 -

Lattice Announces Five New IP Suites for the LatticeECP3 FPGA Family

Nov 29, 2010 -

LatticeECP3 Device Is First Low Cost FPGA to Support Broadcom HiGigTM Protocol

Nov 02, 2010 -

New PCI Express Root Complex Lite Solution Uses the LatticeECP3 FPGA Family

Oct 30, 2010 -

New PAC-Designer 6.0 Software Enables Designers to Transform Board Management with New Platform Manager Devices

Oct 18, 2010 -

Lattice Ships 50 Millionth MachXO Programmable Logic Device

Oct 12, 2010 -

New Lattice "Platform Manager" Transforms Board Power and Digital Management

Oct 12, 2010 -

Lattice Announces Update to ispLEVER FPGA Design Tool Suite

Oct 11, 2010 -

C-Compiler Support Now Available for LatticeMico8 Microcontroller

7 more news from Lattice Semiconductor »

May 15, 2022 -

Ultrasonic Cleaning Machine HJS-1036A

May 14, 2022 -

Camera Lens Cleaning Machine HJS-9800,semi conductor Camera Lens Cleaning Machine

May 13, 2022 -

Nozzle Cleaning Machine HJS-390,SMT Nozzle cleaning machine,

May 13, 2022 -

Koh Young Future Forum 2022 Session 2: Faster Smaller Denser: Inspecting Semiconductor Packages

May 13, 2022 -

Auto Labeling Machine

May 12, 2022 -

ARIES Embedded Introduces OSM Compatible SIPs for Industrial Controls and IoT

May 12, 2022 -

Pneumatic Fixture Cleaning Machine HJS-6600,Fixture Cleaning Machine

May 12, 2022 -

Electric Fixture Cleaning Machine HJS-6700,Fixture Cleaning Cleaner,pallet cleaning machine

May 11, 2022 -

Squeegee Cleaning Machine HJS-4300,ink, glue liquid screen squeegee automatic cleaning machine for screen printer

May 11, 2022 -

ViTrox Hosts User Group Meeting (UGM) 2022 in Mexico on 12 May 2022

See electronics manufacturing industry news »

Lattice MachXO2 PLD Family Sets New Standards for Low Cost, Low Power Designs news release has been viewed 709 times

  • SMTnet
  • »
  • Industry News
  • »
  • Lattice MachXO2 PLD Family Sets New Standards for Low Cost, Low Power Designs
Sell Your Used SMT & Test Equipment

Inline Cleaning Machine Hydro-clean Array