Training Courses | | | IPC-7711/7721 Trainer (CIT) Recert.
The Certified IPC-7711/7721 Trainer (CIT) recertification courses are intended for those individuals who were previously accredited to provide Certified IPC-7711/7721 Trainer (CIS) training.
Industry News | 2003-06-18 07:56:46.0
The IPC-9850 test materials kit includes all the materials needed for manufacturers to test flexible placement machines and chip shooters to the specifications of the IPC-9850 standard.
Industry News | 2003-06-20 08:31:58.0
Leading chip timing solutions provider manufactures fast memory interface clock generators for high-bandwidth applications
Industry News | 2003-04-15 08:57:18.0
First Implementation of the Package Platform Delivers 50-percent Cost, 60-percent Height, and 75-percent Area Reductions over Conventional RF Module Technologies
Industry News | 2015-06-11 16:02:18.0
MIRTEC, "The Global Leader in Inspection Technology," will exhibit its most recent solutions for System in Package (SiP) inspection and measurement at SEMICON WEST 2015; July 14-16, 2015, at the Moscone Center in San Francisco, CA. Visitors are invited to booth # 2343 for a detailed demonstration of this exciting new technology.
Industry News | 2003-05-28 08:28:54.0
For June 2-4 (Mon. - Wed.)Design Automation Conference 2003
Industry News | 2003-05-30 08:26:20.0
The inventors of this module type and holders of the patent are chief technical officer Kenneth J. Kledzik and president Jason C. Engle, both of San Clemente, California.
Industry News | 2003-02-25 09:10:01.0
The CSPEMI400 complements California Micro Devices' broad portfolio of CSP (chip scale package) devices for stand-alone ESD protection and EMI filter arrays with ESD protection, making it the most extensive in the industry.
Industry News | 2002-03-29 08:28:28.0
Has Found a Buyer for its Wafer Fabrication Facility in Plymouth, England
Industry News | 2003-04-23 08:21:34.0
Rohm has a new series of ultrasmall high-brightness side-emitting chip LEDs that use built in reflectors and lenses to deliver optimum luminous intensity from minimal PCB footprint and power drain.
.png)
