Technical Library | 2020-03-12 13:10:35.0
The electronics industry is further progressing in terms of smaller, faster, smarter and more efficient electronic devices. This continuous evolving environment caused the development on various electrolytic copper processes for different applications over the past several decades. (...) This paper describes the reasons for development and a roadmap of dimensions for copper filled through holes, microvias and other copper plated structures on PCBs.
Industry Directory | Manufacturer
A global manufacturer of adhesives, conductives and encapsulants. For over 20 years, EMS has formulated state of the art acrylics, epoxies, silicones and urethanes.
Industry Directory | Manufacturer
Provider of PCB Assemblies, Electro/Mechanical Assemblies, Wire and Cable Fabrication Panel Assemblies, Epoxy Encapsulation and Conformal Coating. Badger Electronics is a UL certified, CSA certified and GMP compliant company.
Technical Library | 2019-07-17 17:56:34.0
The increased demand for electronic devices in recent years has led to an extensive research in the field to meet the requirements of the industry. Electrolytic copper has been an important technology in the fabrication of PCBs and semiconductors. Aqueous sulfuric acid baths are explored for filling or building up with copper structures like blind micro vias (BMV), trenches, through holes (TH), and pillar bumps. As circuit miniaturization continues, developing a process that simultaneously fills vias and plates TH with various sizes and aspect ratios, while minimizing the surface copper thickness is critical. Filling BMV and plating TH at the same time, presents great difficulties for the PCB manufactures. The conventional copper plating processes that provide good via fill and leveling of the deposit tend to worsen the throwing power (TP) of the electroplating bath. TP is defined as the ratio of the deposit copper thickness in the center of the through hole to its thickness at the surface. In this paper an optimization of recently developed innovative, one step acid copper plating technology for filling vias with a minimal surface thickness and plating through holes is presented.
Technical Library | 2020-10-14 14:33:36.0
Epoxy based adhesives are prevalent interface materials for all levels of electronic packaging. One reason for their widespread success is their ability to accept fillers. Fillers allow the adhesive formulator to tailor the electrical and thermal properties of a given epoxy. Silver flake allow the adhesive to be both electrically conductive and thermally conductive. For potting applications, heat sinking, and general encapsulation where high electrical isolation is required, aluminum oxide has been the filler of choice. Today, advanced Boron Nitride filled epoxies challenge alternative thermal interface materials like silicones, greases, tapes, or pads. The paper discusses key attributes for designing and formulating advanced thermally conductive epoxies. Comparisons to other common fillers used in packaging are made. The filler size, shape and distribution, as well as concentration in the resin, will determine the adhesive viscosity and rheology. Correlation's between Thermal Resistance calculations and adhesive viscosity are made. Examples are shown that determination of thermal conductivity values in "bulk" form, do not translate into actual package thermal resistance. Four commercially available thermally conductive adhesives were obtained for the study. Adhesives were screened by shear strength measurements, Thermal Cycling ( -55 °C to 125 °C ) Resistance, and damp heat ( 85 °C / 85 %RH ) resistance. The results indicate that low modulus Boron Nitride filled epoxies are superior in formulation and design. Careful selection of stress relief agents, filler morphology, and concentration levels are critical choices the skilled formulator must make. The advantages and limitations of each are discussed and demonstrated.
Technical Library | 2019-06-26 23:21:49.0
Copper-filled micro-vias are a key technology in high density interconnect (HDI) designs that have enabled increasing miniaturization and densification of printed circuit boards for the next generation of electronic products. Compared with standard plated through holes (PTHs) copper filled vias provide greater design flexibility, improved signal performance, and can potentially help reduce layer count, thus reducing cost. Considering these advantages, there are strong incentives to optimize the via filling process. This paper presents an innovative DC acid copper via fill formulation, for VCP (Vertical Continues Plating) applications which rapidly fills vias while minimizing surface plating.
Technical Library | 2019-10-10 00:26:28.0
Voids are a plague to our electronics and must be eliminated! Over the last few years we have studied voiding in solder joints and published three technical papers on methods to "Fill the Void." This paper is part four of this series. The focus of this work is to mitigate voids for via in pad circuit board designs. Via holes in Quad Flat No-Lead (QFN) thermal pads create voiding issues. Gasses can come out of via holes and rise into the solder joint creating voids. Solder can also flow down into the via holes creating gaps in the solder joint. One method of preventing this is via plugging. Via holes can be plugged, capped, or left open. These via plugging options were compared and contrasted to each other with respect to voiding. Another method of minimizing voiding is through solder paste stencil design. Solder paste can be printed around the via holes with gas escape routes. This prevents gasses from via holes from being trapped in the solder joint. Several stencil designs were tested and voiding performance compared and contrasted. In many cases voiding will be reduced only if a combination of mitigation strategies are used. Recommendations for combinations of via hole plugging and stencil design are given. The aim of this paper is to help the reader to "Fill the Void."
Technical Library | 2007-11-01 17:16:07.0
This paper discusses micro-filled epoxy-based conducting adhesives modified with nanoparticles, conducting polymers, and low melting point (LMP) fillers for z-axis interconnections, especially as they relate to package level fabrication, integration,
With the development of miniaturization of assembly components, the layout area and pattern design area of PCBs have also been continuously reduced, and PCB manufacturers are constantly updating the production process to conform to the development tr
Industry Directory | Manufacturer
Manufacturer of Metal Mask Stencils