Electronics Forum | Fri Jul 20 13:50:22 EDT 2018 | vchauhan
This question is regarding stencil design: I am having voids under QFN TI P/N LMZ20502SILT. I have attached component pic. Signal pin is 18X16 mils. Center pads are 31 mil sq. Initially I had stencil done with one mil per side reduction on signal pad
Electronics Forum | Fri Nov 12 13:07:45 EST 2010 | G8reflow
Hi, The focal point of my research has been to recommend a reflow oven and develop a process for a small to low-medium production SMT soldering with the following considerations. - Lead-Free - Low to low-medium production - Forced Convection reflow
| 1 |
