PCB Libraries, Inc. | https://www.pcblibraries.com/forum/default-pad-shape-for-sop-and-soic-packages_topic522.html
Default PAD shape for SOP and SOIC packages? - PCB Libraries Forum Forum Home > PCB Footprint Expert > Questions & Answers New Posts FAQ Search Events Register Login Default PAD shape for SOP and SOIC packages
PCB Libraries, Inc. | https://www.pcblibraries.com/Forum/topic522&OB=DESC.html
Default PAD shape for SOP and SOIC packages? - PCB Libraries Forum Forum Home > PCB Footprint Expert > Questions & Answers New Posts FAQ Search Events Register Login Default PAD shape for SOP and SOIC packages
PCB Libraries, Inc. | https://www.pcblibraries.com/forum/topic522&OB=DESC.html
Default PAD shape for SOP and SOIC packages? - PCB Libraries Forum Forum Home > PCB Footprint Expert > Questions & Answers New Posts FAQ Search Events Register Login Default PAD shape for SOP and SOIC packages
PCB Libraries, Inc. | https://www.pcblibraries.com/forum/understanding-mounting-hole-naming-convention_topic2693.html
. For a non-plated hole, Library Expert Preferences > Terminals > Through-hole > Annular PAD ID over hole > default = 0.25 mm This feature backs the copper away from the non-plated hole by 0.25 annular
PCB Libraries, Inc. | https://www.pcblibraries.com/forum/topic2693&OB=ASC.html
. For a non-plated hole, Library Expert Preferences > Terminals > Through-hole > Annular PAD ID over hole > default = 0.25 mm This feature backs the copper away from the non-plated hole by 0.25 annular
PCB Libraries, Inc. | https://www.pcblibraries.com/forum/topic2693&OB=DESC.html
Posted: 02 Oct 2020 at 12:01pm MTGNPA = M ounting N on- P lated A nnular ring. For a non-plated hole, Library Expert Preferences > Terminals > Through-hole > Annular PAD ID over hole
PCB Libraries, Inc. | https://www.pcblibraries.com/forum/mounting-hole-vias-same-name_topic2256.html
. For example, for a hole with six reinforcing vias, the main pad is named "1", and the vias are named "2" through "7." In Altium, to use this footprint, I would have to have a schematic symbol with seven pins, and connect to each of them
PCB Libraries, Inc. | https://www.pcblibraries.com/Forum/mounting-hole-vias-same-name_topic2256.html
. For example, for a hole with six reinforcing vias, the main pad is named "1", and the vias are named "2" through "7." In Altium, to use this footprint, I would have to have a schematic symbol with seven pins, and connect to each of them
PCB Libraries, Inc. | https://www.pcblibraries.com/forum/mounting-hole-vias-same-name_topic2256_post10627.html
. For example, for a hole with six reinforcing vias, the main pad is named "1", and the vias are named "2" through "7." In Altium, to use this footprint, I would have to have a schematic symbol with seven pins, and connect to each of them
PCB Libraries, Inc. | https://www.pcblibraries.com/forum/mounting-hole-vias-same-name_topic2256_post10626.html
. For example, for a hole with six reinforcing vias, the main pad is named "1", and the vias are named "2" through "7." In Altium, to use this footprint, I would have to have a schematic symbol with seven pins, and connect to each of them
.png)
