Technical Library | 2019-08-15 13:31:52.0
Cracks in ceramic chip capacitors can be introduced at any process step during surface mount assembly. Thermal shock has become a "pat" answer for all of these cracks, but about 75 to 80% originate from other sources. These sources include pick and place machine centering jaws, vacuum pick up bit, board depanelization, unwarping boards after soldering, test fixtures, connector insulation, final assembly, as well as defective components. Each source has a unique signature in the type of crack that it develops so that each can be identified as the source of error.
Technical Library | 2018-05-09 22:15:29.0
Creep corrosion on printed circuit boards (PCBs) is the corrosion of copper metallization and the spreading of the copper corrosion products across the PCB surfaces to the extent that they may electrically short circuit neighboring features on the PCB. The iNEMI technical subcommittee on creep corrosion has developed a flowers-of-sulfur (FOS) based test that is sufficiently well developed for consideration as an industry standard qualification test for creep corrosion. This paper will address the important question of how relative humidity affects creep corrosion. A creep corrosion tendency that is inversely proportional to relative humidity may allow data center administrators to eliminate creep corrosion simply by controlling the relative humidity in the data center,thus, avoiding the high cost of gas-phase filtration of gaseous contamination. The creep corrosion relative humidity dependence will be studied using a modified version of the iNEMI FOS test chamber. The design modification allows the achievement of relative humidity as low as 15% in the presence of the chlorine-releasing bleach aqueous solution. The paper will report on the dependence of creep corrosion on humidity in the 15 to 80% relative humidity range by testing ENIG (gold on electroless nickel), ImAg (immersion silver) and OSP (organic surface preservative) finished PCBs, soldered with organic acid flux.
Technical Library | 2007-06-06 15:25:30.0
Though today's microvias and high aspect plated through holes (PTH's) look nothing like the earliest through holes of 40 years ago, the PTH in its various forms remains the “weak link” and most critical element of printed wiring boards and laminate chip carriers (...) The paper outlines an approach to evaluating PTH reliability and quality that involves characterizing PTH life across a range of temperatures to reveal intricacies not seen by testing at a single delta-T, and certainly difficult to predict by modeling alone.
Technical Library | 2021-03-10 23:57:29.0
Latent short circuit failures have been observed during testing of Printed Circuit Boards (PCB) for power distribution of spacecraft of the European Space Agency. Root cause analysis indicates that foreign fibers may have contaminated the PCB laminate. These fibers can provide a pathway for electromigration if they bridge the clearance between nets of different potential in the presence of humidity attracted by the hygroscopic laminate resin. PCB manufacturers report poor yield caused by contamination embedded in laminate. Inspections show ...
Technical Library | 2022-09-25 20:03:37.0
Cracking remains the major reason of failures in multilayer ceramic capacitors (MLCCs) used in space electronics. Due to a tight quality control of space-grade components, the probability that as manufactured capacitors have cracks is relatively low, and cracking is often occurs during assembly, handling and the following testing of the systems. Majority of capacitors with cracks are revealed during the integration and testing period, but although extremely rarely, defective parts remain undetected and result in failures during the mission. Manual soldering and rework that are often used during low volume production of circuit boards for space aggravate this situation. Although failures of MLCCs are often attributed to the post-manufacturing stresses, in many cases they are due to a combination of certain deviations in the manufacturing processes that result in hidden defects in the parts and excessive stresses during assembly and use. This report gives an overview of design, manufacturing and testing processes of MLCCs focusing on elements related to cracking problems. The existing and new screening and qualification procedures and techniques are briefly described and assessed by their effectiveness in revealing cracks. The capability of different test methods to simulate stresses resulting in cracking, mechanisms of failures in capacitors with cracks, and possible methods of selecting capacitors the most robust to manual soldering stresses are discussed.
Technical Library | 2021-12-29 19:37:20.0
The purpose of this study was to compare the strength of the bond between resin and glass cloth for various composites (laminates) and its dependence on utilized soldering pad surface finishes. Moreover, the impact of surface finish application on the thermomechanical properties of the composites was evaluated. Three different laminates with various thermal endurances were included in the study. Soldering pads were covered with OSP and HASL surface finishes. The strength of the cohesion of the resin upper layer was examined utilizing a newly established method designed for pulling tests.
Technical Library | 2008-12-03 19:39:00.0
This paper presents the analysis from a recent printing study employing a test vehicle that includes components such as 01005s to QFPs. In a recent publication, part of this study was presented focusing on 01005 printing only. This printing process was determined to be suitable for 01005s assembly and also analyzed based on statistical capability. The current paper will present the results from additional detailed analysis to determine if this process has the capability to provide sufficient solder paste deposits for larger components located on the same test board. In the future, the SMT industry may always look towards “Broadband Printing” as an alternative to dual stencil or stepped stencil printing technologies in order to meet the needs of both small and large components.
Technical Library | 2015-05-14 15:45:45.0
The Printed Circuit Board industry has seen a steady reduction in pitch from 1.0mm to 0.4mm; a segment of the industry is even using or considering a 0.25mm pitch. This has increased the use of stacked microvias in these designs. The process of stacking microvias has been practiced for several years in handheld devices; however, the devices generally do not operate in harsh conditions. Type 1 and Type 2 microvias have been tested over the years and have been found to be very reliable. We do not have enough test data for 3 and 4 stack microvias when placed on and off buried via. The main objective of this study was to understand the reliability of 3 and 4 stack microvias placed on and off a buried via.
Technical Library | 2018-03-15 07:23:35.0
The SMT assembly process is continuously challenged by the factors which enhance circuit board performance and limit productivity. The pick and place and reflow systems reflect these driven issues by adding more and more controls to their systems, but the fact is one of the age old processes continues to operate within the same rules since the dawn of the SMT assembly world: The SMT screen printing. (...)This paper showcases a new stencil process that was discovered by reverting to the basics:understanding the reason for each stencil material process, focusing on detailed finishes and a disciplined aperture design process, maintaining original designs, and making the correctly designed apertures to control the paste deposition. The test results drove us to focus the efforts on the aperture walls In this paper we will demonstrate with lab tests SMT process results howthe improved paste release results in improved SMT print process performance and its positive impact on SPI yields and EOL performance.
Technical Library | 2021-12-29 19:52:50.0
Medtronic seeks to quantify the thermal aging limits of electroless Ni-electroless Pd-immersion Au (ENEPIG) surface finishes to determine how aggressive the silicon burn-in process can be without loss of solderability. Silicon burn-in (power testing at elevated temperature) is used to eliminate early field failures, critical for device reliability. Thermal aging due to burn-in or annealing causes Ni and Pd diffusion to and oxidation on the surface. Surface oxides limit wetting of the PbSn solder, affecting electrical connectivity of components soldered afterburn-in. Isothermal aging of two ENEPIG surface finishes was performed at 75°C-150°C for 100 hrs-1500hrs to test the thermal aging limits and identify how loss of solderability occurs.
