Technical Library | 1999-08-05 10:34:17.0
This document defines a set of standard test structures with which to benchmark the electrostatic discharge (ESD) robustness of CMOS technologies. The test structures are intended to be used to evaluate the elements of an integrated circuit in the high current and voltage ranges characteristic of ESD events. Test structures are given for resistors, diodes, MOS devices, interconnects, silicon control rectifiers, and parasitic devices. The document explains the implementation strategy and the method of tabulating ESD robustness for various technologies.
1 |
Midwest Circuit Technology provides Carbide Router Bits and End Milling Cuters for use in PCB Depaneling equipment. We have over 35 years of supplying tools and machining experience in drilling, Routing, Test Fixture manufacture.
114 Barrington Town Square
Aurora, OH USA
Phone: 13309956900