Technical Library | 2018-04-18 23:55:01.0
Higher functionality, higher performance and higher reliability with smaller real estate are the mantras of any electronic device and the future guarantees more of the same. In order to achieve the requirements of these devices, designs must incorporate fine line and via pitch while maintain good circuitry adhesion at a smooth plating-resin interface to improve signal integrity. The Semi-Additive Process (SAP) is a production-proven method used on low dielectric loss tangent (Df) build-up materials that enables the manufacture of ultra-fine circuitry. (...) This paper will discuss a new SAP process for low loss build-up materials with low desmear roughness (Ra= 40-100 nm) and excellent adhesion (610-680 gf/cm) at various processing conditions. Along with the process flow, the current work will also present results and a discussion regarding characterization on the morphology and composition of resin and/or metal plating surfaces using scanning electron microscopy (SEM) and energy dispersive X-ray spectroscopy (EDX), surface roughness analysis, plating-resin adhesion evaluation from 90o peel tests
Technical Library | 2020-01-15 23:54:34.0
Flexible electronics has significantly advanced over the last few years, as devices and circuits from nanoscale structures to printed thin films have started to appear. Simultaneously, the demand for high-performance electronics has also increased because flexible and compact integrated circuits are needed to obtain fully flexible electronic systems. It is challenging to obtain flexible and compact integrated circuits as the silicon based CMOS electronics, which is currently the industry standard for high-performance, is planar and the brittle nature of silicon makes bendability difficult. For this reason, the ultra-thin chips from silicon is gaining interest. This review provides an in-depth analysis of various approaches for obtaining ultra-thin chips from rigid silicon wafer. The comprehensive study presented here includes analysis of ultra-thin chips properties such as the electrical, thermal, optical and mechanical properties, stress modelling, and packaging techniques. The underpinning advances in areas such as sensing, computing, data storage, and energy have been discussed along with several emerging applications (e.g., wearable systems, m-Health, smart cities and Internet of Things etc.) they will enable. This paper is targeted to the readers working in the field of integrated circuits on thin and bendable silicon; but it can be of broad interest to everyone working in the field of flexible electronics.
Technical Library | 2020-11-04 17:57:41.0
Residues present on circuit boards can cause leakage currents if not controlled and monitored. How "Clean is Clean" is neither easy nor cheap to determine. Most OEMs use analytical methods to assess the risk of harmful residues. The levels that can be associated with clean or dirty are typically determined based on the exposed environment where the part will be deployed. What is acceptably clean for one segment of the industry may be unacceptable for more demanding segments. As circuit assemblies increase in density, understanding cleanliness data becomes more challenging. The risk of premature failure or improper function is typically site specific. The problem is that most do not know how to measure or define cleanliness nor can they recognize process problems related to residues. A new site specific method has been designed to run performance qualifications on boards built with specific soldering materials, reflow settings and cleaning methods. High impedance measurements are performed on break off coupons designed with components geometries used to build the assembly. The test method provides a gauge of potential contamination sources coming from the assembly process that can contribute to electrochemical migration.
Technical Library | 2021-04-08 00:30:49.0
As the electronic industry moves to lead-free assembly and finer-pitch circuits, widely used printed wiring board (PWB) finish, SnPb HASL, has been replaced with lead-free and coplanar PWB finishes such as OSP, ImAg, ENIG, and ImSn. While SnPb HASL offers excellent corrosion protection of the underlying copper due to its thick coating and inherent corrosion resistance, the lead-free board finishes provide reduced corrosion protection to the underlying copper due to their very thin coating. For ImAg, the coating material itself can also corrode in more aggressive environments. This is an issue for products deployed in environments with high levels of sulfur containing pollutants encountered in the current global market. In those corrosive environments, creep corrosion has been observed and led to product failures in very short service life (1-5 years). Creep corrosion failures within one year of product deployment have also been reported. This has prompted an industry-wide effort to understand creep corrosion
Technical Library | 2021-05-20 13:55:14.0
Quality Control is essential in production processes. In the PCB Assembly process there are several Quality Control steps or options. The most popular tests are the electrical (In-Circuit or ICT) and the function (functional or FCT/FVT) test. ICT test fixtures are standardized and there are several major test platforms available which are industry standards. For FCT applications there are many more variations possible due to the vast number of testers and interface approaches unique to each customer; also due to an endless list of applications which fall under the category of Functional Test (RF, High Current, LED test, Leak test etc.) Test Probes are a very important part in ICT as well as in FCT applications. If the wrong test probe (type, spring force, tip style etc.) is used, the test fixture will not work as intended. In addition the test probe must be installed correctly in order to work properly. This presentation will show general information and some guidelines for a proper Test Fixture design to assure the most efficient production.
Technical Library | 2021-06-02 19:34:48.0
In recent years, there has been dynamic changes in the industrial environment as a result of further innovations called Industry 4.0 (I.4.0), especially in the field of digital technology and manufacturing. Despite numerous examples of the implementation of Industry 4.0 in enterprises, there is no general framework for the implementation of Industry 4.0 with a detailed schedule. Researching the ways of implementing Industry 4.0 is still a current and unexplored area of research. The main aim of the paper is to present the concept of the theoretical framework for Industry 4.0 implementation based on selected schedules of the Industry 4.0 implementation. The paper was based on information from literature review and analysis of pilot enterprise projects to Industry 4.0 (case study) that were conducted in selected enterprises. The paper presents the key components of the framework of Industry 4.0 and the basic stage of implementing the concept in the enterprises, paying attention to their sequence and time frames. The proposed approach is dedicated to researchers and practitioners who implement the concept of Industry 4.0 in enterprises
Technical Library | 2023-02-13 19:14:03.0
Technology Focus: Develop and evaluate nanoparticle filled conformal coatings designed to provide long term whisker penetration resistance and coverage on tin rich metal surfaces prone to whisker growth in commercial lead-free electronics used in modern DoD systems. Research Objectives: Identify the fundamental mechanisms by which conformal coatings provide long-term tin whisker penetration resistance and inhibit nucleation/growth. Correlate mechanical properties and coverage thickness to whisker penetration resistance. Project Progress and Results: Functionalized nanosilica and non-functional nanoalumina enhanced polyurethane conformal coatings have shown improved spray coating coverage characteristics and crack resistance during thermal cycling fatigue testing. Lead-free assembly whisker mitigation validation testing is in process. Technology Transition: Current project partners provide coating materials to industry. SERDP test data will be considered during updates to the DoD adopted IPC standards for coating materials and coverage.
Technical Library | 2023-03-27 19:18:38.0
Electronic waste (e-waste) is currently the fastest growing hazardous waste stream that continues to be a challenging concern for the global environment and public health. The average useful life of electronic products has continued to decline, and obsolete products are being stored or discarded with increasing frequency. E-waste is hazardous, complex and expensive to treat in an environmentally sound manner. As a result, new challenges related to the management of e-waste have become apparent. Most electronic products contain a combination of hazardous materials, toxic materials, and valuable elements such as precious metals and rare earth elements. There are risks to human health associated with the disposal of E-waste in landfills, or treatment by incineration. Americans discard 400+ million electronic items per year recycling less than 20 percent in safe and sustainable manner. E-waste is exported from developed countries and processed informally using unsafe conditions in many regions of developing countries. A mixture of pollutants is released from these informal rudimentary operations. Exposure to e-waste recycling includes the dismantling of used electronics and the use of hydrometallurgical and pyrometallurgical processes, which emit toxic chemicals, to retrieve valuable components. Thermal analysis integrated with chromatographic and spectroscopic techniques are used to determine dangerous chemicals emitted during the burning of e-waste. The information is used to assess the risk of exposure of workers at these semi-formal recycling centers.
Technical Library | 2019-03-15 16:26:50.0
While there have been quite dramatic and evident improvements in almost every facet of manufacturing over the last several decades owing to the advent and mass adoption of computer automation and networking, there is one aspect of production that remains stubbornly unaffected. Massive databases track everything from orders, to inventory, to personnel. CAD systems allow for interactive and dynamic 3D rendering and testing, digital troubleshooting, and simulation and analysis prior to mass production. Yet, with all of this computational power and all of this networking capability, one element of production has remained thoroughly and firmly planted in the past. Nearly all manufacturing or assembly procedures are created, deployed, and stored using methodologies derived from a set of assumptions that ceased to be relevant fifty years ago. This set of assumptions, referred to below as the “Paper Paradigm” has been, and continues as the dominant paradigm for manufacturing procedures to this day. It is time for a new paradigm, one that accounts for the vastly different technological landscape of this era, one that provides a simple, efficient interface, deep traceability, and dynamic response to rapidly changing economic forces.This paper seeks to present an alternative. Instead of enhancing and improving on systems that became irrelevant with the invention of a database, instead of propping up an outdated, outmoded and inefficient system with incremental improvements; rewrite the paradigm. Change the underlying assertions to more accurately reflect our current technological capability. Instead of relying on evolutionary improvements, it is time for a revolution in manufacturing instructions.
Technical Library | 2021-11-26 14:34:07.0
The use of desiccant bags filled with Silica Sand and or Clay beads used in conjunction with a Moisture Barrier Bag to control moisture for storage of printed circuit boards has long been an accepted practice and standard from both JEDEC and IPC organizations. Additionally, the use heated ovens for baking off moisture using the evaporation process has also been a long#2;standing practice from these organizations. This paper on alternative drying methods will be accompanied by completed independent, unbiased tests conducted by Vinny Nguyen, an engineering student (now graduated) from San Jose State University. The accompanied paper will examine the performance levels of different technologies of desiccant bags to control moisture in enclosed spaces. The tests and equipment set were reviewed by an engineer and consultant to the Lockheed Martin Aerospace Division and the IPC - TM-650 2.6.28 test method was review by engineer from pSemi. The tests were designed to mimic performance tests outlined in Mil Spec 3464, which both IPC and JEDEC have adopted for their respective standards. The test examined variables including absorption capacity rates, weight gain and release of moisture back into the enclosed area. The presentation will also address and highlight: • Similarities of PCBs and Heavy Equipment as it applies to Inspections, Causes of Failure, Types of Corrosion and Moisture Collection Points. • Performance Attributes of Different Desiccant Technologies as it applies to shape, texture, change outs, labeling and regeneration. • Venn Diagram of Electromechanical Failure with the circles 1. Current 2. Contamination 3. Humidity Presentation Available
