Technical Library: fr4 and baking (Page 1 of 1)

The Regulatory and Environment Status of Tetrabromobisphenol-A In Printed Wiring Boards

Technical Library | 2012-08-23 21:06:35.0

First published in the 2012 IPC APEX EXPO technical conference proceedings. Tetrabromobisphenol-A (TBBPA) is the predominant flame retardant used in rigid FR-4 printed wiring boards (PWB). In this application, the TBBPA is fully reacted into the epoxy res

Albemarle Corporation

Evaluation of Laminates in Pb-free HASL Process and Pb-free Assembly Environment

Technical Library | 2012-09-20 21:45:38.0

First published in the 2012 IPC APEX EXPO technical conference proceedings. An evaluation of four FR4 laminates in commonly used stack-ups was done to determine their survivability for the Pb-free HASL process followed by a worst case Pb-free manufacturin

Agilent Technologies, Inc.

High Performance Multilayer PCBs Design and Manufacturability

Technical Library | 2013-10-31 17:36:41.0

Multilayer printed circuit boards (PCBs) that utilize high performance materials are inherently far more challenging for a fabricator to build, due to significant material property differences over standard epoxy glass FR4. These unique material characteristics often require higher processing temperatures, special surface treatments (to aid in hole and surface plating), they possess different expansion properties, making layer-to-layer registration more difficult to control, and require many other unique considerations.

Spectrum Integrity, Inc.

How Clean is Clean Enough – At What Level Does Each of The Individual Contaminates Cause Leakage and Corrosion Failures in SIR?

Technical Library | 2016-09-08 16:27:49.0

In this investigation a test matrix was completed utilizing 900 electrodes (small circuit board with parallel copper traces on FR-4 with LPI soldermask at 6, 10 and 50 mil spacing): 12 ionic contaminants were applied in five concentrations to three different spaced electrodes with five replicas each (three different bare copper trace spacing / five replications of each with five levels of ionic concentration). The investigation was to assess the electrical response under controlled heat and humidity conditions of the known applied contamination to electrodes, using the IPC SIR (surface insulation resistance) J-STD 001 limits and determine at what level of contamination and spacing the ionic / organic residue has a failing effect on SIR.

Foresite Inc.

Moisture Measurements in PCBs and Impact of Design on Desorption Behaviour

Technical Library | 2018-09-21 10:12:53.0

Moisture accumulates during storage and industry practice recommends specific levels of baking to avoid delamination. This paper will discuss the use of capacitance measurements to follow the absorption and desorption behaviour of moisture. The PCB design used in this work, focused on the issue of baking out moisture trapped between copper planes. The PCB was designed with different densities of plated through holes and drilled holes in external copper planes, with capacitance sensors located on the inner layers. For trapped volumes between copper planes, the distance between holes proved to be critical in affecting the desorption rate. For fully saturated PCBs, the desorption time at elevated temperatures was observed to be in the order of hundreds of hours. Finite difference diffusion modelling was carried out for moisture desorption behaviour for plated through holes and drilled holes in copper planes. A meshed copper plane was also modelled evaluating its effectiveness for assisting moisture removal and decreasing bake times. Results also showed, that in certain circumstances, regions of the PCB under copper planes initially increase in moisture during baking.

National Physical Laboratory

Handling of Highly-Moisture Sensitive Components - An Analysis of Low-Humidity Containment and Baking Schedules

Technical Library | 2022-09-12 14:07:47.0

Unique component handling issues can arise when an assembly factory uses highly-moisture sensitive surface mount devices (SMDs). This work describes how the distribution of moisture within the molded plastic body of a SMD is an important variable for survivability. JEDEC/IPC [1] moisture level rated packages classified as Levels 4-5a are shown to require additional handling constraints beyond the typical out-of-bag exposure time tracking. Nitrogen or desiccated cabinet containment is shown as a safe and effective means for long-term storage provided the effects of prior out-of-bag exposure conditions are taken into account. Moisture diffusion analyses coupled with experimental verification studies show that time in storage is as important a variable as floor-life exposure for highly-moisture sensitive devices. Improvements in floor-life survivability can be obtained by a handling procedure that includes cyclic storage in low humidity containment. SMDs that have exceeded their floor-life limits are analyzed for proper baking schedules. Optimized baking schedules can be adopted depending on a knowledge of the exposure conditions and the moisture sensitivity level of the device.

Alcatel-Lucent

  1  

fr4 and baking searches for Companies, Equipment, Machines, Suppliers & Information