Technical Library | 2016-01-12 11:03:35.0
With the pitch size of interconnect getting finer and finer, the bonding strength between flexible and rigid (e.g. PCB, ceramic) substrates becomes a serious issue because it is not strong enough to meet the customer’s requirement. Capillary underfill has been used to enhance the bonding strength between flexible and rigid substrates, but the enhancement is very limited, particularly for high temperature application. The bonding strength of underfilled flexible/rigid interconnect is dramatically decreased after being used at 180◦C, and the interconnects are weakened by the internal stress caused by the expansion of underfill at high temperatures. In order to resolve reliability issues of the interconnect between flexible/rigid substrates, solder joint encapsulant was implemented into the thermal compression bonding process, which was used to manufacture the interconnect between flexible/rigid substrates. Compared to the traditional process, the strength of the interconnect was doubled and the reliability was significantly improved in high temperature application.
Technical Library | 2016-03-17 19:09:46.0
The rapid growth of electronic devices across the globe is driving manufacturers to enhance high-speed mass production techniques in the PCB assembly arena. As manufacturers drive to reduce costs while maximizing production by expanding facilities, updating automation equipment, or implementing lean six sigma techniques, the potential to build scrap product or rework printed circuit boards increases dramatically.Manufacturers have two general paths to reduce the costs of high-speed printed circuit board assembly production. The first path is to reduce cost by focusing on high quality printing and mounting. The other, increasingly popular option is to utilize low-cost materials. In either case, the baseline must provide a consistent high-speed solder paste printing method, which considers the fill, snap-off, and cleaning processes.Building on our expertise and testing, this paper will highlight the two trains of thought with specific focus on how low-cost materials affect print performance. It will also explore technologies, which can help provide stable, high-speed screen printing.
Technical Library | 2016-01-12 11:01:25.0
More and more Land Grid Array (LGA) components are being used in electronic devices such as smartphones, tablets and computers. In order to enhance LGA mechanical strength and reliability, capillary flow underfill is used to improve reliability. However, due to the small gap, it is difficult for capillary underfill to flow into the LGA at SMT level. Due to cost considerations, there are usually no pre-heating underfill or cleaning flux residue processes at the SMT assembly line. YINCAE solder joint encapsulant SMT256 has been successfully used with solder paste for LGA assembly. Solder joint encapsulant is used in in-line LGA soldering process with enhanced reliability. It eliminates the underfilling process and provides excellent reworkability. The shear st rength of solder joint is stronger than that of underfilled components. The thermal cycling performance using solder joint encapsulant is much better than that using underfill. Bottom IC of POP has been studied for further understanding of LGA assembly process parameters. All details such as assembly process, drop test and thermal cycling test will be discussed in this paper.
Technical Library | 2023-06-14 01:09:26.0
In the electronic packaging industry, it is important to be able to make accurate predictions of board level solder joint reliability during thermal cycling exposures. The Anand viscoelastic constitutive model is often used to represent the material behavior of the solder in finite element simulations. This model is defined using nine material parameters, and the reliability prediction results are often highly sensitive to the Anand parameters. In this work, an investigation on the Anand constitutive model and its application to SAC solders of various Ag contents (i.e. SACN05, with N = 1, 2, 3, 4) has been performed. For each alloy, both water quenched (WQ) and reflowed (RF) solidification profiles were utilized to establish two unique specimen microstructures, and the same reflow profile was used for all four of the SAC alloys so that the results could be compared and the effects of Ag content could be studied systematically.
Technical Library | 2015-01-05 17:38:26.0
The impact of voiding on the solder joint integrity of ball grid arrays (BGAs)/chip scale packages (CSPs) can be a topic of lengthy and energetic discussion. Detailed industry investigations have shown that voids have little effect on solder joint integrity unless they fall into specific location/geometry configurations. These investigations have focused on thermal cycle testing at 0°C-100°C, which is typically used to evaluate commercial electronic products. This paper documents an investigation to determine the impact of voids in BGA and CSP components using thermal cycle testing (-55°C to +125°C) in accordance with the IPC-9701 specification for tin/lead solder alloys. This temperature range is more typical of military and other high performance product use environments. A proposed BGA void requirement revision for the IPC-JSTD-001 specification will be extracted from the results analysis.
Technical Library | 2019-05-15 22:26:02.0
As the demand for higher routing density and transfer speed increases, Via-In-Pad Plated Over (VIPPO) has become more common on high-end telecommunications products. The interactions of VIPPO with other features used on a PCB such as the traditional dog-bone pad design could induce solder joints to separate during the second and thereafter reflows. The failure has been successfully reproduced, and the typical failure signature of a joint separation has been summarized.To better understand the solder separation mechanism, this study focuses on designing a test vehicle to address the following three perspectives: PCB material properties, specifically the Z-direction or out-of-plane Coefficient of Thermal Expansion (CTE); PCB thickness and back drill depth; and quantification of the driving force magnitude beyond which the separation is due to occur.
Technical Library | 2009-03-13 00:27:09.0
Open product reliability testing in Stockholm, Sweden in January as part of a live production event generated some quite startling results. It was apparent that many components simply cannot handle the high reflow temperatures of a lead-free soldering process, and that many surface-mount machine suppliers are battling significant problems with QFN packages and other components that are mounting edgeways (bill boarding). However, some suppliers have achieved good results.
Technical Library | 2009-03-27 22:22:40.0
The Sn-Ag-Cu (SAC) alloys have been considered promising replacements for the lead-containing solders for the microelectronics applications. However, due to the rigidity of the SAC alloys, compared with the Pb-containing alloys, more failures have been found in the drop and high impact applications for the portable electronic devices, such as the personal data assistant (PDA), cellular phone, notebook computer..etc
Technical Library | 2013-03-21 21:24:49.0
This paper explores the behaviour of a copper test vehicle with multiple reflowed solder joints, which has direct relevance to ball grid arrays (BGA) and high density interconnect structures. The paper explores the relative stress conditions on the distributed joints and the sensitivity to ball joint shape... First published in the 2012 IPC APEX EXPO technical conference proceedings
Technical Library | 2018-02-28 22:28:30.0
Circuit functional density requirements continue to drive innovative approaches to high performance packaging. Some new approaches include; aggressive space reduction, embedded solutions, and those that offer some form of risk reduction and rework potential are now options that are being explored by customers. Requirements for assembly of these types of packages necessitate the deposition of solder paste and assembly of components into cavities of the substrates to gain z-axis density as well as area functional density. Advances in the fabrication of PWB’s with cavities using newly developed laser micro-fabrication processes along with increased circuit pitch density of 50 micron lines and spaces permit new applications for high performance electronic substrates. First published at SMTA Pan Pacific Symposium