Technical Library | 2021-03-04 15:22:33.0
Copper clad laminates (CCLs) with low dissipation factor (Df) are urgently needed in the fields of high-frequency communications devices. A novel resin matrix of modified poly (2,6-dimethyl-1,4- phenylene ether) (MPPE) and styrene-ethylene/butylene-styrene (SEBS) was employed in the fabrication of high-frequency copper clad laminates (CCLs). The composites were reinforced by E-glass fabrics, which were modified with phenyltriethoxysilane (PhTES). The composite laminates obtained exhibited impressive dielectric loss of 0.0027 at 10 GHz when the weight ratio of MPPE to SEBS was 5:1.
Technical Library | 2024-07-24 01:04:35.0
Quad Flat No Leads (QFN) package designs receive more and more attention in electronic industry recently. This package offers a number of benefits including (1) small size, such as a near die size footprint, thin profile, and light weight; (2) easy PCB trace routing due to the use of perimeter I/O pads; (3) reduced lead inductance; and (4) good thermal and electrical performance due to the adoption of exposed copper die-pad technology. These features make the QFN an ideal choice for many new applications where size, weight, electrical, and thermal properties are important. However, adoption of QFN often runs into voiding issue at SMT assembly. Upon reflow, outgassing of solder paste flux at the large thermal pad has difficulty escaping and inevitably results in voiding. It is well known that the presence of voids will affect the mechanical properties of joints and deteriorate the strength, ductility, creep, and fatigue life. In addition, voids could also produce spot overheating, lessening the reliability of the joints.
Technical Library | 2018-07-18 16:28:26.0
Reduction of first pass defects in the SMT assembly process minimizes cost, assembly time and improves reliability. These three areas, cost, delivery and reliability determine manufacturing yields and are key in maintaining a successful and profitable assembly process. It is commonly accepted that the solder paste printing process causes the highest percentage of yield challenges in the SMT assembly process. As form factor continues to get smaller, the challenge to obtain 100% yield becomes more difficult.This paper will identify defects affecting SMT yields in the printing process and discuss their Root Cause. Outer layer copper weight and surface treatment will also be addressed as to their effect on printability. Experiments using leadless and emerging components will be studied and root cause analysis will be presented
| 1 |
.gif)
