Technical Library | 1999-05-07 10:14:57.0
This paper describes a model developed to calculate number of redundant good die per wafer. A block redundancy scheme is used here, where the entire defective memory subarray is replaced by a redundant element. A formula is derived to calculate the amount of improvement expected after redundancy. This improvement is given in terms of the ratio of the overall good die per wafer to the original good die per wafer after considering some key factors.
Technical Library | 2023-11-27 18:29:45.0
This paper examines the modeling of viscoplastic solder behavior in the vicinity of interfacial cracking for flip chip semiconductor packages. Of particular interest is the relationship between viscoplastic deformation in the solder bumps and any possible interface cracking between the epoxy underfill layer and the silicon die. A 3-D finite element code, developed specifically for the study of interfacial fracture problems, was modified to study how viscoplastic solder material properties would affect fracture parameters such as strain energy release rate and phase angle for nearby interfacial cracks. Simplified two-layer periodic symmetry models were developed to investigate these interactions. Comparison of flip chip results using different solder material models showed that viscoplastic models yielded lower stress and fracture parameters than time independent elastic-plastic simulations. It was also found that adding second level attachment greatly increases the magnitude of the solder strain and fracture parameters. As expected, the viscoplastic and temperature dependent elastic-plastic results exhibited greater similarity to each other than results based solely on linear elastic properties. !DOI: 10.1115/1.1649242"
1 |