Technical Library: open via hole (Page 1 of 3)

A Non-destructive Approach to Identify Intermittent Failure Locations on Printed Circuit Cards (PCC) that have been Temperature Cycle Tested

Technical Library | 2020-12-07 15:26:06.0

Temperature cycling testing is a method of accelerated life testing done to PCCs that are exposed to normal operation temperature variations over its lifetime. During the testing, intermittent "open" failures can first occur at the hot and cold extremes of the test, exposing weaknesses in the design and assembly. A poor/weak solder joint fatigues, a via trace or barrel cracks, loose connections or a component fails all causing an intermittent open. When not at extreme temperatures, the PCC assembly relaxes, the "open" closes creating electrical connectivity. If you are monitoring the PCC under test in-situ you will know that an intermittent failure has occurred, and the test could be stopped for inspection. If in-situ monitoring was not implemented, you would not know if there were intermittent failures or not. The PCC gets powered up and works fine at room temperature.

ACI Technologies, Inc.

Fill the Void IV: Elimination of Inter-Via Voiding

Technical Library | 2019-10-10 00:26:28.0

Voids are a plague to our electronics and must be eliminated! Over the last few years we have studied voiding in solder joints and published three technical papers on methods to "Fill the Void." This paper is part four of this series. The focus of this work is to mitigate voids for via in pad circuit board designs. Via holes in Quad Flat No-Lead (QFN) thermal pads create voiding issues. Gasses can come out of via holes and rise into the solder joint creating voids. Solder can also flow down into the via holes creating gaps in the solder joint. One method of preventing this is via plugging. Via holes can be plugged, capped, or left open. These via plugging options were compared and contrasted to each other with respect to voiding. Another method of minimizing voiding is through solder paste stencil design. Solder paste can be printed around the via holes with gas escape routes. This prevents gasses from via holes from being trapped in the solder joint. Several stencil designs were tested and voiding performance compared and contrasted. In many cases voiding will be reduced only if a combination of mitigation strategies are used. Recommendations for combinations of via hole plugging and stencil design are given. The aim of this paper is to help the reader to "Fill the Void."

FCT ASSEMBLY, INC.

Via Filling Applications in Practice

Technical Library | 2020-07-15 18:49:03.0

Via Filling • Through Hole Vias - IPC-4761 – Plugging – Filling – Filled & Capped • MicroviaFilling and Stacked Vias

Würth Elektronik GmbH & Co. KG

PCB vias design recommendation

Technical Library | 2019-05-29 01:47:22.0

1.Vias near SMD pads: Solder can flow into the via after melted. As a result cold joint will appear in the end. Check the picture below. 2.Vias on SMD pads: Solder can flow into the via more easier after melted. Check the picture below. 3.Via opening without soldermask covered. When workers solder TH parts by hand, soldering iron can touch vias sometime, then tiny amounts molten solder will stay on vias. This can lead to electrical short easily. We recommend you make all vias tenting (covered by solder mask) if it is possible.

PCBNPI-Professional PCB Fab/PCB Assembly Service Provider From China

Ground Pours - To Pour Or Not To Pour?

Technical Library | 2011-02-17 18:03:21.0

Copper ground pours are created by filling open unused areas with copper generally on the outer layers of the board then connecting the copper fill with stitching vias to ground. Usually, small isolated areas

In-Circuit Design Pty Ltd

Advanced Cu Electroplating Process for Any Layer Via Fill Applications with Thin Surface Copper

Technical Library | 2019-06-26 23:21:49.0

Copper-filled micro-vias are a key technology in high density interconnect (HDI) designs that have enabled increasing miniaturization and densification of printed circuit boards for the next generation of electronic products. Compared with standard plated through holes (PTHs) copper filled vias provide greater design flexibility, improved signal performance, and can potentially help reduce layer count, thus reducing cost. Considering these advantages, there are strong incentives to optimize the via filling process. This paper presents an innovative DC acid copper via fill formulation, for VCP (Vertical Continues Plating) applications which rapidly fills vias while minimizing surface plating.

MacDermid Inc.

Stencil Design For Mixed Technology Through-Hole / Smt Placement And Reflow

Technical Library | 2023-06-12 18:52:18.0

This paper will review stencil design requirements for printing solder paste around and in through-hole pads / openings. There is much interest in this procedure since full implementation allows the placement of both through-hole components as well as SMD's and the subsequent reflow of both simultaneously. This in turn eliminates the need to wave solder or hand solder through-hole components.

Photo Stencil LLC

Pad Cratering - The Invisible Threat to the Electronics Industry

Technical Library | 2012-09-06 18:19:37.0

First published in the 2012 IPC APEX EXPO technical conference proceedings. Pad Cratering opens circuits. This occurs when the resin crack (fracture) migrates through a copper trace or via. This happens at assembly, in service or during handling. When com

Integral Technology, Inc

PTH Core-to-Core Interconnect Using Sintered Conductive Pastes

Technical Library | 2013-03-07 18:25:36.0

The market for high-layer-count printed circuit boards (PCB) containing blind and buried vias was once relatively small, and focused on specialized applications in the military and high end computing. The demand for these types of PCBs today is being driven by an increasing number of commercial applications in the telecommunications and semiconductor test market segments. These applications typically require high-aspect-ratio plated-through-holes (PTHs) and blind and buried vias in order to meet the applications interconnect density requirements. Blind and buried vias and high aspect ratio PTHs continue to present manufacturing challenges and frequently are the limiting features to achieving high fabrication yield... First published in the 2012 IPC APEX EXPO technical conference proceedings

Ormet Circuits, Inc.

Rework of New High Speed Press Fit Connectors

Technical Library | 2019-06-06 00:19:02.0

More and more people and things are using electronic devices to communicate. Subsequently, many electronic products, in particular mobile base stations and core network nodes, need to handle enormous amounts of data per second. One important link in this communication chain is high speed pressfit connectors that are often used to connect mother boards and back planes in core network nodes. These new high speed pressfit connectors have several hundreds of thin, short and weak pins that are prone to damage. Small variations in via hole dimensions or hole plating thickness affect the connections; if the holes are too small, the pins may be bentor permanently deformed and if the holes are too large they will not form gas tight connections.The goal of this project was to understand how rework of these new high speed pressfit connectors affects connection strengths, hole wall deformations and plating cracks.

HDP User Group

  1 2 3 Next

open via hole searches for Companies, Equipment, Machines, Suppliers & Information

used smt parts china

High Throughput Reflow Oven
Solder Paste Dispensing

Training online, at your facility, or at one of our worldwide training centers"


World's Best Reflow Oven Customizable for Unique Applications
Software for SMT

High Precision Fluid Dispensers
Assembly Automation Technology

"Heller Korea"