Technical Library | 2019-03-06 21:26:14.0
Electronic assemblies use a large variety of polymer materials with different mechanical and thermal properties to provide protection in harsh usage environments. However, variability in the mechanical properties such as the coefficient of thermal expansion and elastic modulus effects the material selection process by introducing uncertainty to the long term impacts on the reliability of the electronics. Typically, the main reliability issue is solder joint fatigue which accounts for a large amount of failures in electronic components. Therefore, it is necessary to understand the effect of polymer encapsulations (coatings, pottings and underfills) on the solder joints when predicting reliability.This paper presents the construction and validation of a thermo-mechanical tensile fatigue specimen. The thermal cycling range was matched with potting expansion properties in order to vary the magnitude of tensile stress imposed on solder joints
Technical Library | 2023-06-14 01:09:26.0
In the electronic packaging industry, it is important to be able to make accurate predictions of board level solder joint reliability during thermal cycling exposures. The Anand viscoelastic constitutive model is often used to represent the material behavior of the solder in finite element simulations. This model is defined using nine material parameters, and the reliability prediction results are often highly sensitive to the Anand parameters. In this work, an investigation on the Anand constitutive model and its application to SAC solders of various Ag contents (i.e. SACN05, with N = 1, 2, 3, 4) has been performed. For each alloy, both water quenched (WQ) and reflowed (RF) solidification profiles were utilized to establish two unique specimen microstructures, and the same reflow profile was used for all four of the SAC alloys so that the results could be compared and the effects of Ag content could be studied systematically.
Technical Library | 2020-07-22 19:39:05.0
The PWB industry needs to complete reliability testing in order to define the minimum copper wrap plating thickness requirement for confirming the reliability of PTH structures. Predicting reliability must ensure that the failure mechanism is demonstrated as a wear-out failure mode because a plating wrap failure is unpredictable. The purpose of this study was to quantify the effects of various copper wrap plating thicknesses through IST testing followed by micro sectioning to determine the failure mechanism and identify the minimum copper wrap thickness required for a reliable PWB. Minimum copper wrap plating thickness has become an even a bigger concern since designers started designing HDI products with buried vias, microvias and through filled vias all in one design. PWBs go through multiple plating cycles requiring planarization after each plating cycle to keep the surface copper to a manageable thickness for etching. The companies started a project to study the relationship between Copper wrap plating thickness and via reliability. The project had two phases. This paper will present findings from both Phase 1 and Phase 2.
Technical Library | 2013-12-11 23:24:32.0
Today's analyses of electronics reliability at the system level typically use a "black box approach", with relatively poor understanding of the behaviors and performances of such "black boxes" and how they physically and electrically interact (...) The incorporation of more rigorous and more informative approaches and techniques needs to better understand (...) Understanding the Physics of Failure (PoF) is imperative. It is a formalized and structured approach to Failure Analysis/Forensics Engineering that focuses on total learning and not only fixing a particular current problem (...) In this paper we will present an explanation of various physical models that could be deployed through this method, namely, wire bond failures; thermo-mechanical fatigue; and vibration.
Technical Library | 2015-04-29 03:29:56.0
Statistical Appearance Modelling technology enables an AOI system to “learn real world variation” based on operator interaction with inspection task results. This provides an accurate statistical description of normal variation in a product. With modelling technology, the user does not have to anticipate potential defects as the system will “flag” anything outside the “normal production range”. And, since the system is programmed with real production variation, it is sensitive to small subtle changes enabling reliable defect detection. Autonomous prediction of process variation enables an AOI system to be set up from a single PCB with production-ready performance. Setup time can be
Technical Library | 2019-07-30 15:29:50.0
Area Array microelectronic packages with small pitch and large I/O counts are now widely used in microelectronics packaging. The impact of various package design and materials/process parameters on reliability has been studied through extensive literature review. Reliability of Ceramic Column Grid Array (CCGA) package assemblies has been evaluated using JPL thermal cycle test results (-50°/75°C, -55°/100°C, and -55°/125°C), as well as those reported by other investigators. A sensitivity analysis has been performed using the literature data to study the impact of design parameters and global/local stress conditions on assembly reliability. The applicability of various life-prediction models for CCGA design has been investigated by comparing model's predictions with the experimental thermal cycling data. Finite Element Method (FEM) analysis has been conducted to assess the state of the stress/strain in CCGA assembly under different thermal cycling, and to explain the different failure modes and locations observed in JPL test assemblies.
Technical Library | 2018-01-04 11:05:34.0
Traceability has grown from being a specialized need for certain safety critical segments of the industry, to now being a recognized value-add tool for the industry as a whole. The perception of traceability data collection however persists as being a burden that may provide value only when the most rare and disastrous of events take place. Disparate standards have evolved in the industry, mainly dictated by large OEM companies in the market create confusion, as a multitude of requirements and definitions proliferate. The intent of the IPC-1782 project is to bring the whole principle and perception of traceability up to date. Traceability, as defined in this standard will represent the most effective quality tool available, becoming an intrinsic part of best practice operations, with the encouragement of automated data collection from existing manufacturing systems, integrating quality, reliability, predictive (routine, preventative, and corrective) maintenance, throughput, manufacturing, engineering and supply-chain data, reducing cost of ownership as well as ensuring timeliness and accuracy all the way from a finished product back through to the initial materials and granular attributes about the processes along the way.
Technical Library | 2016-05-12 16:29:40.0
Advances in miniaturized electronic devices have led to the evolution of microvias in high density interconnect (HDI) circuit boards from single-level to stacked structures that intersect multiple HDI layers. Stacked microvias are usually filled with electroplated copper. Challenges for fabricating reliable microvias include creating strong interface between the base of the microvia and the target pad, and generating no voids in the electrodeposited copper structures. Interface delamination is the most common microvia failure due to inferior quality of electroless copper, while microvia fatigue life can be reduced by over 90% as a result of large voids, according to the authors’ finite element analysis and fatigue life prediction. This paper addresses the influence of voids on reliability of microvias, as well as the interface delamination issue.
Technical Library | 2007-06-06 15:25:30.0
Though today's microvias and high aspect plated through holes (PTH's) look nothing like the earliest through holes of 40 years ago, the PTH in its various forms remains the “weak link” and most critical element of printed wiring boards and laminate chip carriers (...) The paper outlines an approach to evaluating PTH reliability and quality that involves characterizing PTH life across a range of temperatures to reveal intricacies not seen by testing at a single delta-T, and certainly difficult to predict by modeling alone.
Technical Library | 2019-12-26 19:13:52.0
Plated through hole (PTH) plays a critical role in printed circuit board (PCB) reliability. Thermal fatigue deformation of the PTH material is regarded as the primary factor affecting the lifetime of electrical devices. Numerous research efforts have focused on the failure mechanism model of PTH. However, most of the existing models were based on the one-dimensional structure hypothesis without taking the multilayered structure and external pad into consideration.In this paper, the constitutive relation of multilayered PTH is developed to establish the stress equation, and finite element analysis (FEA) is performed to locate the maximum stress and simulate the influence of the material properties. Finally, thermal cycle tests are conducted to verify the accuracy of the life prediction results. This model could be used in fatigue failure portable diagnosis and for life prediction of multilayered PCB.
