Technical Library | 2023-08-16 18:20:44.0
One of our defense customers planned to dispense underfill material for small and large die, using Hysol FP4545FC epoxy encapsulant. This process dissipates stress on solder joints and prevents cracking and fracturing between the bottom of the die and the surface of the substrate.
Technical Library | 2021-08-04 18:36:17.0
In this paper, the existing status of PCB manufacturing environment and future development towards smart manufacturing system (SMS) are discussed. A cloud manufacturing system (CMS) paradigm is introduced in the existing PCB manufacturing environment to get easy access to resources, materials, manufacturing processes, planning problems and data sharing networks. The goal is to integrate the information sharing from planning problems, PCB assembly lines, retailer and shipment department to CMS for smart planning decisions to cope with the increasing demand and profit enhancement strategies. A conceptual framework is presented to introduce the smart manufacturing environment in the traditional PCB manufacturing system. The suggested framework of SMS helps to improve the performance of PCB manufacturing industries regarding smart planning and scheduling, intelligent monitoring of smart assembly lines for efficiency and production enhancement.
Technical Library | 2024-03-20 13:37:18.0
Effective and reliable dispensing is based primarily on process technology that has been perfectly set up for the specific project. Anyone tasked with planning dispensing systems and responsible for the processes should know the principles and key factors involved so that the dispensing processes can be successfully implemented in cooperation with system and material partners. This White Paper explains the relevant aspects of process technology and provides valuable practical tips.
Technical Library | 2007-04-25 21:54:26.0
Globalization and increased competition requires an enterprise to focus on cost reduction, improved manufacturing processes and higher standards of quality. Effective yield management using Enterprise Resource Planning (ERP) systems is crucial for the success of any manufacturing organization. An ERP system provides the infrastructure for consolidating all business operations by integrating the information flow across functions, including production planning and control.
Technical Library | 2014-08-19 16:04:28.0
SMT assembly planning and failure analysis of surface mount assembly defects often include component warpage evaluation. Coplanarity values of Integrated Circuit packages have traditionally been used to establish pass/fail limits. As surface mount components become smaller, with denser interconnect arrays, and processes such package-on-package assembly become prevalent, advanced methods using dual surface full-field data become critical for effective Assembly Planning, Quality Assurance, and Failure Analysis. A more complete approach than just measuring the coplanarity of the package is needed. Analyzing the gap between two surfaces that are constantly changing during the reflow thermal cycle is required, to effectively address the challenges of modern SMT assembly.
Technical Library | 2014-08-19 16:07:15.0
Warpage management consists of planning, measuring, analyzing, sharing, and reacting to data related to the surface shapes of electronics components as they change throughout the reflow assembly process. Leading semiconductor manufacturers have had warpage management systems in place for ten years or more, mainly because microchip package warpage must be understood and compensated for in order to attain high assembly yields. Similarly, newer device architectures such as package-on-package and system-on-a-chip are sensitive to warpage-related assembly issues, and companies involved in the manufacture and assembly of these devices tend to have the most advanced warpage management programs.
Technical Library | 2013-12-27 10:39:21.0
The head-in-pillow defect has become a relatively common failure mode in the industry since the implementation of Pb-free technologies, generating much concern. A head-in-pillow defect is the incomplete wetting of the entire solder joint of a Ball-Grid Array (BGA), Chip-Scale Package (CSP), or even a Package-On-Package (PoP) and is characterized as a process anomaly, where the solder paste and BGA ball both reflow but do not coalesce. When looking at a cross-section, it actually looks like a head has pressed into a soft pillow. There are two main sources of head-in-pillow defects: poor wetting and PWB or package warpage. Poor wetting can result from a variety of sources, such as solder ball oxidation, an inappropriate thermal reflow profile or poor fluxing action. This paper addresses the three sources or contributing issues (supply, process & material) of the head-in-pillow defects. It will thoroughly review these three issues and how they relate to result in head-in pillow defects. In addition, a head-in-pillow elimination plan will be presented with real life examples will be to illustrate these head-in-pillow solutions.
| 1 |
