Technical Library | 2024-08-29 18:30:46.0
The mechanical experience of consumption (i.e., feel, softness, and texture) of many foods is intrinsic to their enjoyable consumption, one example being the habit of twisting a sandwich cookie to reveal the cream. Scientifically, sandwich cookies present a paradigmatic model of parallel plate rheometry in which a fluid sample, the cream, is held between two parallel plates, the wafers. When the wafers are counterrotated, the cream deforms, flows, and ultimately fractures, leading to separation of the cookie into two pieces. We introduce Oreology (/Oriːˈɒl@dʒi/), from the Nabisco Oreo for "cookie" and the Greek rheo logia for "flow study," as the study of the flow and fracture of sandwich cookies. Using a laboratory rheometer, we measure failure mechanics of the eponymous Oreo's "creme" and probe the influence of rotation rate, amount of creme, and flavor on the stress–strain curve and postmortem creme distribution. The results typically show adhesive failure, in which nearly all (95%) creme remains on one wafer after failure, and we ascribe this to the production process, as we confirm that the creme-heavy side is uniformly oriented within most of the boxes of Oreos. However, cookies in boxes stored under potentially adverse conditions (higher temperature and humidity) show cohesive failure resulting in the creme dividing between wafer halves after failure. Failure mechanics further classify the creme texture as "mushy." Finally, we introduce and validate the design of an open-source, three-dimensionally printed Oreometer powered by rubber bands and coins for encouraging higher precision home studies to contribute new discoveries to this incipient field of study
Technical Library | 2024-02-02 07:48:31.0
Maximizing Efficiency: The High-Speed SMT Line With Laser Depanelizer In today's rapidly evolving electronics manufacturing landscape, optimizing efficiency, cost-effectiveness, and precision remains paramount. Businesses engaged in producing industrial control boards, computer motherboards, mobile phone motherboards, and mining machine boards face ongoing challenges in streamlining production processes. The integration of expensive equipment strains budgets, making the creation of an efficient, cost-effective high-speed SMT line a daunting task. However, a solution exists that seamlessly combines these elements into a singular, high-performance, and cost-effective SMT line. Let's delve into the specifics. A Comprehensive High-Speed SMT Line Our innovative solution amalgamates two pivotal components: a cutting-edge SMT (Surface Mount Technology) production line and a laser cutting line equipped with a depanelizer. The SMT Production Line The high-speed SMT line comprises several essential components, each fulfilling a unique role in the manufacturing process: 1. PCB Loader: This initial stage involves loading boards onto the production line with utmost care. Our Board Loader prioritizes safety, incorporating various safety light curtains and sensors to promptly halt operations and issue alerts in case of any anomalies. 2. Laser Marking Machine: Every PCB receives a unique two-dimensional code or barcode, facilitating comprehensive traceability. Despite the high-temperature laser process potentially leading to dust accumulation on PCB surfaces, our dedicated PCB Surface Cleaner swiftly addresses this issue. 3. SMT Solder Paste Printer: This stage involves applying solder paste to the boards, a fundamental step in the manufacturing process. 4. SPI (Solder Paste Inspection): Meticulous inspections are conducted at this stage. Boards passing inspection proceed through the NG (No Good) Buffer Conveyor to the module mounters. Conversely, "No Good" results prompt storage of PCBs in the NG Buffer Conveyor, capable of accommodating up to 25 PCBs. Operators can retrieve these NG boards for rework after utilizing our specialized PCB Mis Cleaner to remove solder paste. 5. Module Mounters: These machines excel in attaching small and delicate components, necessitating precision and expertise in the module mounting process. 6. Standard Pick And Place Machines: The selection of these machines is contingent upon your specific BOM (Bill of Materials) list. 7. Pre-Reflow AOI (Automated Optical Inspection): Boards undergo examination for component quality at this stage. Detected issues prompt the Sorting Conveyor to segregate boards for rework. 8. Reflow Oven: Boards undergo reflow soldering, with our Lyra series reflow ovens recommended for their outstanding features, including nitrogen capability, flux recycling, and water cooling function, ensuring impeccable soldering results. 9. Post-Reflow AOI: This stage focuses on examining soldering quality. Detected defects prompt the Sorting Conveyor to segregate boards for further inspection or rework. Any identified defects are efficiently addressed with the BGA rework station, maintaining the highest quality standards. 10. Laser Depanelizer: Boards advance to the laser depanelizer, where precision laser cutting, often employing green light for optimal results, ensures smoke-free, highly accurate separation of boards. 11. PCB Placement Machine: Cut boards are subsequently managed by the PCB Placement Machine, arranging them as required. With this, all high-speed SMT line processes are concluded. Efficiency And Output This production line demonstrates exceptional productivity when manufacturing motherboards with approximately 3000 electronic components, boasting the potential to assemble up to 180 boards within a single hour. Such efficiency not only enhances output but also ensures cost-effectiveness and precision in your manufacturing processes. At I.C.T, we specialize in crafting customized SMT production line solutions tailored to your product and specific requirements. Our equipment complies with European safety standards and holds CE certificates. For inquiries or to explore our exemplary post-sales support, do not hesitate to contact us. The I.C.T team is here to elevate your electronics manufacturing to new heights of efficiency and cost-effectiveness.
Technical Library | 2012-01-12 22:51:19.0
In this paper, hollowed solder ball structures in wafer level packages are investigated. Detailed 3-D finite element modelling is conducted for stress and accumulated inelastic strain energy density or creep strain analysis. Three cases are studied in thi
Technical Library | 2017-03-09 17:37:05.0
This article focuses on the fabrication and characterization of stretchable interconnects for wearable electronics applications. Interconnects were screen-printed with a stretchable silver-polymer composite ink on 50-μm thick thermoplastic polyurethane. The initial sheet resistances of the manufactured interconnects were an average of 36.2 mΩ/◽, and half the manufactured samples withstood single strains of up to 74%. The strain proportionality of resistance is discussed, and a regression model is introduced. Cycling strain increased resistance. However, the resistances here were almost fully reversible, and this recovery was time-dependent. Normalized resistances to 10%, 15%, and 20% cyclic strains stabilized at 1.3, 1.4, and 1.7. We also tested the validity of our model for radio-frequency applications through characterization of a stretchable radio-frequency identification tag.
Technical Library | 2020-01-01 17:06:52.0
The majority of electronic failures occur due to thermally induced stresses and strains caused by excessive differences in coefficients of thermal expansion (CTE) across materials.CTE mismatches occur in both 1st and 2nd level interconnects in electronics assemblies. 1st level interconnects connect the die to a substrate. This substrate can be underfilled so there are both global and local CTE mismatches to consider. 2nd level interconnects connect the substrate, or package, to the printed circuit board (PCB). This would be considered a "board level" CTE mismatch. Several stress and strain mitigation techniques exist including the use of conformal coating.
Technical Library | 2024-07-24 00:51:44.0
A blade server system (BSS) utilizes voltage regulator modules (VRMs), in the form of quad flat no-lead (QFN) devices, to provide power distribution to various components on the system board. Depending on the power requirements of the circuit, these VRMs can be mounted as single devices or banked together. In addition, the power density of the VRM can be high enough to warrant heat dissipation through the use of a heat sink. Typically, at field conditions (FCs), the BSS are powered on and off up to four times per day, with their ambient temperature cycling between 258C and 808C. This cyclical temperature gradient drives inelastic strain in the solder joints due to the coefficient of thermal expansion (CTE) mismatch between the QFN and the circuit card. In addition, the heat sink, coupled with the QFN and the circuit card, can induce additional inelastic solder joint strain, resulting in early solder joint fatigue failure. To understand the effect of the heat sink mounting, a FEM (finite element model of four QFNs mounted to a BSS circuit card was developed. The model was exercised to calculate the maximum strain energy in a critical joint due to cyclic strain, and the results were compared for a QFN with and without a heat sink. It was determined that the presence of the heat sink did contribute to higher strain energy and therefore could lead to earlier joint failure. Although the presence of the heat sink is required, careful design of the mounting should be employed to provide lateral slip, essentially decoupling the heat sink from the QFN joint strain. Details of the modeling and results, along with DIC (digital image correlation) measurements of heat sink lateral slip, are presented.
Technical Library | 2016-06-23 13:24:56.0
Proper assembly of components is critical in the manufacturing industry as it affects functionality and reliability. In a heat sink assembly, a detailed manual process is often utilized. However, an automated fixture is used whenever applicable.This paper will illustrate the use of strain gauge testing and Finite Element Analysis (FEA) as a simulation tool to evaluate and optimize the heat sink assembly process by manual and automated methods. Several PCBAs in the production line were subjected to the manual and automated assembly process. Strain gauge testing was performed and FEA models were built and run. Results were compared with the goal of improving the FEA model. The updated FEA model will be used in simulating different conditions in assembly. Proposed improvement solutions to some issues can also be verified through FEA.
Technical Library | 2023-03-13 19:27:13.0
10%) and mean strains (>30%). A trace width effect is found for the fatigue behavior of 1 mm vs 2 mm wide specimens. The input specimen-characteristic curves are trace-width dependent, and the model predicts a decrease in Nf by a factor of up to 2 for the narrower trace width, in agreement with the experimental results. Two different methods are investigated to generate the rate of normalized resistance increase curves: uninterrupted fatigue tests (requiring ∼6–7 cyclic tests), and a single interrupted cyclic test (requiring only one specimen tested at progressively higher strain amplitude values). The results suggest that the initial decrease in normalized resistance rate only occurs for specimens with no prior loading. The minimum-rate curve is therefore recommended for more accurate fatigue estimates.
Technical Library | 2013-01-09 18:31:54.0
The increased temperatures associated with lead free processes have produced significant challenges for PWB laminates. Newly developed laminates have different curing processes, are commonly filled with ceramic particles or micro-clays and can have higher Tg values. These changes designed to reduce Z-axis expansion and improve the materials resistance to thermal excursions through primary attach and rework operations have also produced harder resin systems with reduced fracture toughness.
Technical Library | 2014-07-10 17:37:18.0
This paper studies and compares the effects of pull–pull and 3-point bending cyclic loadings on the mechanical fatigue damage behaviors of a solder joint in a surface-mount electronic package.The comparisons are based on experimental investigations using scanning electron microscopy (SEM) in-situ technology and nonlinear finite element modeling, respectively. The compared results indicate that there are different threshold levels of plastic strain for the initial damage of solder joints under two cyclic applied loads; meanwhile, fatigue crack initiation occurs at different locations, and the accumulation of equivalent plastic strain determines the trend and direction of fatigue crack propagation. In addition, simulation results of the fatigue damage process of solder joints considering a constitutive model of damage initiation criteria for ductile materials and damage evolution based on accumulating inelastic hysteresis energy are identical to the experimental results. The actual fatigue life of the solder joint is almost the same and demonstrates that the FE modeling used in this study can provide an accurate prediction of solder joint fatigue failure.
.gif)
winsouce.jpg)