Technical Library: techniques 20l 2014 (Page 1 of 1)

Reliability of Reworked QFNs

Technical Library | 2014-09-11 11:43:48.0

In this DOD study the reliability of reworked QFNs is studied with the outcome being that a stay in place stencil does not impact the reliability of a QFN reworked using this technique

BEST Inc.

Understanding SIR

Technical Library | 2014-02-06 17:49:48.0

Many electronics manufacturers perform SIR testing to evaluate solder materials and sometimes the results they obtain differ significantly from those stated by the solder material provider. The difference in the results is typically the result of SIR coupon preparation. This paper will discuss the issue of SIR coupon preparation, board cleaning techniques, and how board cleanliness directly affects SIR results.

Indium Corporation

Advanced Second Level Assembly Analysis Techniques - Troubleshooting Head-In-Pillow, Opens, and Shorts with Dual Full-Field 3D Surface Warpage Data Sets/

Technical Library | 2014-08-19 16:04:28.0

SMT assembly planning and failure analysis of surface mount assembly defects often include component warpage evaluation. Coplanarity values of Integrated Circuit packages have traditionally been used to establish pass/fail limits. As surface mount components become smaller, with denser interconnect arrays, and processes such package-on-package assembly become prevalent, advanced methods using dual surface full-field data become critical for effective Assembly Planning, Quality Assurance, and Failure Analysis. A more complete approach than just measuring the coplanarity of the package is needed. Analyzing the gap between two surfaces that are constantly changing during the reflow thermal cycle is required, to effectively address the challenges of modern SMT assembly.

Akrometrix

A System Level Electrostatic Discharge Protection Modeling Methodology for Time Domain Analysis.

Technical Library | 2014-04-03 18:01:13.0

A system level modeling methodology is presented and validated on a simple case. It allows precise simulations of electrostatic discharge (ESD) stress propagation on a printed circuit board (PCB). The proposed model includes the integrated circuit (IC) ESD protection network, IC package, PCB lines, passives components, and externals elements. The impact of an external component on the ESD propagation paths into an IC is demonstrated. Resulting current and voltage waveforms are analyzed to highlight the interactions between all the elements of an operating PCB. A precise measurement technique was designed and used to compare with the simulation results. The model proposed in this paper is able to predict, with good accuracy, the propagation of currents and voltages into the whole system during ESD stress. It might be used to understand why failures occur and how to fix them with the most suitable solution.

Institute of Electrical and Electronics Engineers (IEEE)

Copper Wire Bond Failure Mechanisms.

Technical Library | 2014-07-24 16:26:34.0

Wire bonding a die to a package has traditionally been performed using either aluminum or gold wire. Gold wire provides the ability to use a ball and stitch process. This technique provides more control over loop height and bond placement. The drawback has been the increasing cost of the gold wire. Lower cost Al wire has been used for wedge-wedge bonds but these are not as versatile for complex package assembly. The use of copper wire for ball-stitch bonding has been proposed and recently implemented in high volume to solve the cost issues with gold. As one would expect, bonding with copper is not as forgiving as with gold mainly due to oxide growth and hardness differences. This paper will examine the common failure mechanisms that one might experience when implementing this new technology.

DfR Solutions (acquired by ANSYS Inc)

Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead.

Technical Library | 2014-09-04 17:43:19.0

The counterfeiting of electronic components has become a major challenge in the 21st century. The electronic component supply chain has been greatly affected by widespread counterfeit incidents. A specialized service of testing, detection, and avoidance must be created to tackle the worldwide outbreak of counterfeit integrated circuits (ICs). So far, there are standards and programs in place for outlining the testing, documenting, and reporting procedures. However, there is not yet enough research addressing the detection and avoidance of such counterfeit parts. In this paper we will present, in detail, all types of counterfeits, the defects present in them, and their detection methods. We will then describe the challenges to implementing these test methods and to their effectiveness. We will present several anti-counterfeit measures to prevent this widespread counterfeiting, and we also consider the effectiveness and limitations of these anti-counterfeiting techniques.

Honeywell International

Ready to Start Measuring PCB Warpage during Reflow? Why and How to Use the New IPC-9641 Standard

Technical Library | 2014-08-19 15:39:13.0

Understanding warpage of package attach locations on PCBs under reflow temperature conditions is critical in surface mount technology. A new industry standard, IPC 9641, addresses this topic directly for the first time as an international standard.This paper begins by summarizing the sections of the IPC 9641 standard, including, measurement equipment selection, test setup and methodology, and accuracy verification. The paper goes further to discuss practical implementation of the IPC 9641 standards. Key advantages and disadvantages between available warpage measurement methods are highlighted. Choosing the correct measurement technique depends on requirements for warpage resolution, data density, measurement volume, and data correlation. From industry experience, best practice recommendations are made on warpage management of PCB land areas, covering how to setup, run, analyze, and report on local area PCB warpage.The release of IPC 9641 shows that flatness over temperature of the package land area on the PCB is critical to the SMT industry. Furthermore, compatibility of shapes between attaching surfaces in SMT, like a package and PCB, will be critical to product yield and quality in years to come.

Akrometrix

  1  

techniques 20l 2014 searches for Companies, Equipment, Machines, Suppliers & Information

Circuit Board, PCB Assembly & electronics manufacturing service provider

High Precision Fluid Dispensers
Conductive Adhesive & Non-Conductive Adhesive Dispensing

Software for SMT placement & AOI - Free Download.
SMT feeders

Smt Feeder repair service centers in Europe, North, South America
SMTAI 2024 - SMTA International

Component Placement 101 Training Course
Electronic Solutions R3

Training online, at your facility, or at one of our worldwide training centers"