Technical Library | 2019-10-10 00:26:28.0
Voids are a plague to our electronics and must be eliminated! Over the last few years we have studied voiding in solder joints and published three technical papers on methods to "Fill the Void." This paper is part four of this series. The focus of this work is to mitigate voids for via in pad circuit board designs. Via holes in Quad Flat No-Lead (QFN) thermal pads create voiding issues. Gasses can come out of via holes and rise into the solder joint creating voids. Solder can also flow down into the via holes creating gaps in the solder joint. One method of preventing this is via plugging. Via holes can be plugged, capped, or left open. These via plugging options were compared and contrasted to each other with respect to voiding. Another method of minimizing voiding is through solder paste stencil design. Solder paste can be printed around the via holes with gas escape routes. This prevents gasses from via holes from being trapped in the solder joint. Several stencil designs were tested and voiding performance compared and contrasted. In many cases voiding will be reduced only if a combination of mitigation strategies are used. Recommendations for combinations of via hole plugging and stencil design are given. The aim of this paper is to help the reader to "Fill the Void."
Technical Library | 2012-04-12 21:25:13.0
Surface mount technology (SMT) started in the 1960s and became more common in the 1980s. It is the dominant technology in use today. Through-hole technology is still in use, and will be for the foreseeable future, but the drive towards miniaturization of
Technical Library | 2007-06-06 15:25:30.0
Though today's microvias and high aspect plated through holes (PTH's) look nothing like the earliest through holes of 40 years ago, the PTH in its various forms remains the “weak link” and most critical element of printed wiring boards and laminate chip carriers (...) The paper outlines an approach to evaluating PTH reliability and quality that involves characterizing PTH life across a range of temperatures to reveal intricacies not seen by testing at a single delta-T, and certainly difficult to predict by modeling alone.
Technical Library | 2019-05-08 00:04:49.0
It is necessary to know there are some faults that cannot be entirely avoided during the use of temperature and humidity test chamber, but how to deal with them in time is a problem that needs to be paid attention to.Here mainly explain the temperature and humidity test chamber compressor in the reason for the water, and how to deal with it. Reason: water comes from air, because there is always water in the air, known as humidity, which is compressed into supersaturated air and then analyzed to become liquid. The oil comes from the lubrication system of the compressor, possibly because the wear clearance of the mechanism increases, and the lubricating oil will escape into the cylinder. Solution: after the compressor is removed from the temperature and humidity test chamber, with a larger gas storage tank, the oil and water will naturally settle down to the bottom of the jar, and we need to discharge regularly to reduce the oil and water content in the compressed air. Of course, you can also use filters and other things to further reduce the content of oil and water. if you need to know more details about climatic chamber, keep an eye on our website www.climatechambers.com
Technical Library | 2021-06-21 19:34:02.0
In this era of electronics miniaturization, high yield and low-cost integrated circuit (IC) substrates play a crucial role by providing a reliable method of high density interconnection of chip to board. In order to maximize substrate real-estate, the distance between Cu traces also known as line and space (L/S) should be minimized. Typical PCB technology consists of L/S larger than 40 µ whereas more advanced wafer level technology currently sits at or around 2 µm L/S. In the past decade, the chip size has decreased significantly along with the L/S on the substrate. The decreasing chip scales and smaller L/S distances has created unique challenges for both printed circuit board (PCB) industry and the semiconductor industry. Fan-out panel-level packaging (FOPLP) is a new manufacturing technology that seeks to bring the PCB world and IC/semiconductor world even closer. While FOPLP is still an emerging technology, the amount of high-volume production in this market space provide a financial incentive to develop innovative solutions in order to enable its ramp up. The most important performance aspect of the fine line plating in this market space is plating uniformity or planarity. Plating uniformity, trace/via top planarity, which measures how flat the top of the traces and vias are a few major features. This is especially important in multilayer processing, as nonuniformity on a lower layer can be transferred to successive layers, disrupting the device design with catastrophic consequences such as short circuits. Additionally, a non-planar surface could also result in signal transmission loss by distortion of the connecting points, like vias and traces. Therefore, plating solutions that provide a uniform, planar profile without any special post treatment are quite desirable.
| 1 |
A global industrial auction and valuation business with extensive experience in SMT, PCB Assembly & Manufacturing, Test, Semiconductor and other Electronics Machinery & Equipment.
Manufacturer / Equipment Dealer / Broker / Auctions
896 Main Street
Branford, CT USA
Phone: 203-488-7020
