Technical Library | 2011-07-14 17:47:11.0
In this paper, the concept for the next generation of resist stripper solutions is introduced, with specific emphasis upon development of new solutions targeted at the ever demanding fine line applications. The novel formulation used minimises the initial
Technical Library | 2017-03-09 17:37:05.0
This article focuses on the fabrication and characterization of stretchable interconnects for wearable electronics applications. Interconnects were screen-printed with a stretchable silver-polymer composite ink on 50-μm thick thermoplastic polyurethane. The initial sheet resistances of the manufactured interconnects were an average of 36.2 mΩ/◽, and half the manufactured samples withstood single strains of up to 74%. The strain proportionality of resistance is discussed, and a regression model is introduced. Cycling strain increased resistance. However, the resistances here were almost fully reversible, and this recovery was time-dependent. Normalized resistances to 10%, 15%, and 20% cyclic strains stabilized at 1.3, 1.4, and 1.7. We also tested the validity of our model for radio-frequency applications through characterization of a stretchable radio-frequency identification tag.
Technical Library | 1999-05-07 08:50:40.0
To enable transistor scaling into the 21st century, new solutions such as high dielectric constaConventional scaling of gate oxide thickness, source/drain extension (SDE), junction depths, and gate lengths have enabled MOS gate dimensions to be reduced from 10mm in the 1970’s to a present day size of 0.1mm. To enable transistor scaling into the 21st century, new solutions such as high dielectric constant materials for gate insulation and shallow, ultra low resistivity junctions need to be developed. In this paper, for the first time, key scaling limits are quantified for MOS transistorsnt materials for gate insulation and shallow, ultra low resistivity junctions need to be developed.
Technical Library | 2024-07-24 01:27:58.0
A study of the Thermo Design PCB Indicates The better the performance of the heatsink (=low Rth), the more influence the TIMs have The thickness of a TIM is often more critical than the thermal conductivity of the material The thermal resistance of the surface between the materials are most critical Better use many small vias than a few big vias! Plated or filled vias are very expensive to get, better try to stay with standard!
Technical Library | 2023-02-13 19:14:03.0
Technology Focus: Develop and evaluate nanoparticle filled conformal coatings designed to provide long term whisker penetration resistance and coverage on tin rich metal surfaces prone to whisker growth in commercial lead-free electronics used in modern DoD systems. Research Objectives: Identify the fundamental mechanisms by which conformal coatings provide long-term tin whisker penetration resistance and inhibit nucleation/growth. Correlate mechanical properties and coverage thickness to whisker penetration resistance. Project Progress and Results: Functionalized nanosilica and non-functional nanoalumina enhanced polyurethane conformal coatings have shown improved spray coating coverage characteristics and crack resistance during thermal cycling fatigue testing. Lead-free assembly whisker mitigation validation testing is in process. Technology Transition: Current project partners provide coating materials to industry. SERDP test data will be considered during updates to the DoD adopted IPC standards for coating materials and coverage.
Technical Library | 2016-05-19 16:03:37.0
As consumers become more reliant on their handheld electronic devices and take them into new environments, devices are increasingly exposed to situations that can cause failure. In response, the electronics industry is making these devices more resistant to environmental exposures. Printed circuit board assemblies, handheld devices and wearables can benefit from a protective conformal coating to minimize device failures by providing a barrier to environmental exposure and contamination. Traditional conformal coatings can be applied very thick and often require thermal or UV curing steps that add extra cost and processing time compared to alternative technologies. These coatings, due to their thickness, commonly require time and effort to mask connectors in order to permit electrical conductivity. Ultra-thin fluorochemical coatings, however, can provide excellent protection, are thin enough to not necessarily require component masking and do not necessarily require curing. In this work, ultra-thin fluoropolymer coatings were tested by internal and industry approved test methods, such as IEC (ingress protection), IPC (conformal coating qualification), and ASTM (flowers-of-sulfur exposure), to determine whether this level of protection and process ease was possible.
Technical Library | 2021-04-08 00:30:49.0
As the electronic industry moves to lead-free assembly and finer-pitch circuits, widely used printed wiring board (PWB) finish, SnPb HASL, has been replaced with lead-free and coplanar PWB finishes such as OSP, ImAg, ENIG, and ImSn. While SnPb HASL offers excellent corrosion protection of the underlying copper due to its thick coating and inherent corrosion resistance, the lead-free board finishes provide reduced corrosion protection to the underlying copper due to their very thin coating. For ImAg, the coating material itself can also corrode in more aggressive environments. This is an issue for products deployed in environments with high levels of sulfur containing pollutants encountered in the current global market. In those corrosive environments, creep corrosion has been observed and led to product failures in very short service life (1-5 years). Creep corrosion failures within one year of product deployment have also been reported. This has prompted an industry-wide effort to understand creep corrosion
Technical Library | 2020-09-02 22:14:36.0
The demand for miniaturization and higher density electronic products has continued steadily for years, and this trend is expected to continue, according to various semiconductor technology and applications roadmaps. The printed circuit board (PCB) must support this trend as the central interconnection of the system. There are several options for fine line circuitry. A typical fine line circuit PCB product using copper foil technology, such as the modified semi-additive process (mSAP), uses a thin base copper layer made by pre-etching. The ultrathin copper foil process (SAP with ultrathin copper foil) is facing a technology limit for the miniaturization due to copper roughness and thickness control. The SAP process using sputtered copper is a solution, but the sputtering process is expensive and has issues with via plating. SAP using electroless copper deposition is another solution, but the process involved is challenged to achieve adequate adhesion and insulation between fine-pitch circuitries. A novel catalyst system--liquid metal ink (LMI)--has been developed that avoids these concerns and promotes a very controlled copper thickness over the substrate, targeting next generation high density interconnect (HDI) to wafer-level packaging substrates and enabling 5-micron level feature sizes. This novel catalyst has a unique feature, high density, and atomic-level deposition. Whereas conventional tin-palladium catalyst systems provide sporadic coverage over the substrate surface, the deposited catalyst covers the entire substrate surface. As a result, the catalyst enables improved uniformity of the copper deposition starting from the initial stage while providing higher adhesion and higher insulation resistance compared to the traditional catalysts used in SAP processes. This article discusses this new catalyst process, which both proposes a typical SAP process using the new catalyst and demonstrates the reliability improvements through a comparison between a new SAP PCB process and a conventional SAP PCB process.
| 1 |
