Technical Library | 2023-09-15 10:00:02.0
Experience top-tier quality inspection with our DIP Inverted Camera Online PCBA AOI solution. Ensure flawless PCB assemblies and detect defects with precision using advanced technology. Improve efficiency and minimize production issues with this cutting-edge automated optical inspection system.
Technical Library | 2008-02-20 21:42:52.0
Tier 2 and Tier 3 EMS companies face increasing pressure from competition in low-cost manufacturing countries to produce assembled boards at lower cost, with increased complexity and to tighter deadlines. They also face an increasing amount of high-mix, small-to-mediumvolume production runs. Even OEMs find it hard to predict what products they will be manufacturing in three to five years time, driving the need to invest in highly flexible production tools that will cater to their needs over the lifetime of the equipment. This paper examines methodologies for optimising the process, improving stock control and providing greater traceability using lean manufacturing techniques.
Technical Library | 2017-01-05 16:55:11.0
The July 2006 implementation of ROHS exempted automotive applications from converting to lead free technology. Nine years later, all major OEM and Tier 1 automotive manufacturers have converted or are in the process of converting to lead free circuit assembly processing. Starting with SAC (SnAgCu) alloys as a baseline for lead free soldering, in the last years several specific alloys were developed in order to improve resistance to high temperature creep, vibration survival and the ability to withstand thermal cycling and thermal shock.The paper compares three different solder alloys and two flux chemistries in terms of void formation and mechanical / thermal fatigue properties. Void content and reliability data of the alloys will be presented and discussed in relation to the acceptance criteria of a Tier 1 /OEM automotive supplier. As a result, a ranking list will be presented considering the combined performance of the alloys. In order to analyze the void formation and mechanical behavior of different solder alloys and flux chemistry combinations, statistical methods are used.
Technical Library | 2015-01-28 17:39:34.0
Stacking heterogeneous semiconductor die (memory and logic) within the same package outline can be considered for less complex applications but combining the memory and processor functions in a single package has compromised test efficiency and overall package assembly yield. Separation and packaging the semiconductor functions into sections, on the other hand, has proved to be more efficient and, even though two interposers are required, more economical. The separated logic and memory sections are configured with the same uniform outline for vertical stacking (package-on-package). The most common configuration places the logic section as the base with second tier memory section soldered to a mating contact pattern. This paper addresses the primary technological challenges for reducing contact pitch and package-on-package interface technology.
Technical Library | 2019-04-10 22:08:31.0
The stimulating impact of the automotive industry has sharpened focus on immersion tin (i-Sn) more than ever before. Immersion tin with its associated attributes, is well placed to fulfill the requirements of such a demanding application. In an environment dominated by reliability, the automotive market not only has very stringent specifications but also demands thorough qualification protocols. Qualification is ultimately a costly exercise. The good news is that i-Sn is already qualified by many tier one OSATs. The focus of this paper is to generate awareness of the key factors attributed to soldering i-Sn. Immersion tin is not suitable for wire bonding but ultimately suited for multiple soldering applications. The dominant topics of this paper will be IMC formations in relation to reflow cycles and the associated solderability performance. Under contamination free conditions, i-Sn can provide a solderable finish even after multiple reflow cycles. The reflow conditions employed in this paper are typical for lead free soldering environments and the i-Sn thicknesses are approximately 1 μm.
Technical Library | 2015-12-02 18:32:50.0
(Thermal Compression with Non-Conductive Paste Underfill) Method.The companies writing this paper have jointly developed Copper (Cu) Pillar micro-bump and TCNCP(Thermal Compression with Non-Conductive Paste) technology over the last two+ years. The Cu Pillar micro-bump and TCNCP is one of the platform technologies, which is essentially required for 2.5D/3D chip stacking as well as cost effective SFF (small form factor) package enablement.Although the baseline packaging process methodology for a normal pad pitch (i.e. inline 50μm) within smaller chip size (i.e. 100 mm2) has been established and are in use for HVM production, there are several challenges to be addressed for further development for commercialization of finer bump pitch with larger die (i.e. ≤50μm tri-tier bond pad with the die larger than 400mm2).This paper will address the key challenges of each field, such as the Cu trace design on a substrate for robust micro-joint reliability, TCNCP technology, and substrate technology (i.e. structure, surface finish). Technical recommendations based on the lessons learned from a series of process experimentation will be provided, as well. Finally, this technology has been used for the successful launching of the company FPGA products with SFF packaging technology.
| 1 |
