Technical Library | 2018-12-12 22:20:22.0
Numerous 3D stack packaging technologies have been implemented by industry for use in microelectronics memory applications. This paper presents a reliability evaluation of a particular package-on-package (PoP) that offers a reduction in overall PCB board area requirements while allowing for increases in functionality. It utilizes standard, readily available device packaging methods in which high-density packaging is achieved by: (1) using standard "packaged" memory devices, (2) using standard 3-dimensional (3-D) interconnect assembly. The stacking approach provides a high level of functional integration in well-established and already functionally tested packages. The stack packages are built from TSOP packages with 48 leads, stacked either 2-high or 4-high, and integrated into a single dual-flat-no-lead (DFN) package.
SMTnet Express, January 18, 2024, Subscribers: 25,307, Companies: 11,994, Users: 28,650 █ Electronics Manufacturing Technical Articles Package on Package (PoP) Stacking and Board Level Reliability, Results of Joint Industry Study
SMTnet Express, December 13, 2018, Subscribers: 31,514, Companies: 10,659, Users: 25,503 Assembly Reliability of TSOP/DFN PoP Stack Package Credits: Jet Propulsion Laboratory Numerous 3D stack packaging technologies have been implemented
