Electronics Assembly Jobs

Design for Test (DFT) / ATE Test Background

Date Posted:

May 28, 2002

Job Category:

Engineering Research and Development

Location:

San Jose, California, USA

Job Description:

www.srqconsultants.com : for job reqs Type of job background: Design for Test (DFT), with ATE Test development experience, and an IC design generalist. Job Summary Must have +5 years industry experience combination in IC Design and ATE test. Some or all of which must be with mixed signal devices. We provide innovative, integrated test and assembly solutions to a global fabless customer base. This position is with the forward thinking Research Engineering group. We need a person who is entrepreneurial in their daily job attitude, and like to meet with customers to discover how to help them in testing for future designs. This is a technical position, not a sales position. A provider of full turnkey semiconductor test and assembly services to fabless companies, integrated device manufacturers and wafer foundries worldwide. Its focus is on the fast growing communications sector, with leadership in mixed signal testing and advanced packaging technology. We have 15 different testing platforms for digital, mixed signal, radio frequency and Bluetooth� test requirements. We offer a spectrum of advanced semiconductor packages, including thinner, lighter and smaller packages for wired and wireless communications applications. Our advanced packaging is synergistic with our mixed signal test strategy to provide full turnkey support to customers. Package offerings are: Ball Grid Array (BGA), Stacked Die, Ball grid Array, Multi-Chip Module, Chip Scale Package (CSP), Flip chip, Quad flat Pack (PFP), Plastic Leaded chip carrier (PLCC). Our test development centers provide dedicated test engineering development, and product engineering support to help our customers reduce time to market. World Class Manufacturing ---------------------- Roger Sill SRQ Consultants LLC Permanent & Contract: SAP, Software Engineers, Embedded phone: 408-926-6212 mobile: 408-386-8790 rogersill@earthlink.net

Apply for Design for Test  (DFT) / ATE Test Background

Design for Test (DFT) / ATE Test Background job listing has been viewed 180 times

IPC Training & Certification - Blackfox

See Your 2024 IPC Certification Training Schedule for Eptac