Industry Directory | Consultant / Service Provider
FPGAkey is the trusted Industry Network for FPGA(CPLD) design and manufacturing, we provide technical articles, tutorials, wiki, and over 80,000 FPGA devices.
Orchid Technologies' latest circuit board design features dual Altera Cyclone devices. Dual Cyclone devices perform high speed video image management, video enhancement and video capture services. Visit www.orchid-tech.com to view designs.
New Equipment | Design Services
Versatile development and deployment with the NanoBoard range. The NanoBoard NB2 enhances your ability to design, implement and debug an entire FPGA-based system design before moving to a production PCB. Use the NanoBoard as a system prototyping
Electronics Forum | Mon Jan 29 09:50:37 EST 2007 | rgduval
I'm about to begin a job for a customer placing a couple of lead free BGA's/FPGA's on an assembly that doesn't need to be RoHS compatible. So...my question is...should I process this assembly with lead-free solder paste, to accomodate the lead-free
Electronics Forum | Mon Jul 20 23:09:27 EDT 1998 | Stoney Tsai
We need BGA rework station and x-ray inspector recently in urget case, Do you have any information to rework FPGA package and inspect them during processing. Thx for any information Best Regards, Stoney Tsai
Used SMT Equipment | In-Circuit Testers
FPGA Extension Board For ETL Series Rohde & Schwarz ETL-B300 FPGA Extension Board Only For ETL Series, includes only the board.
Used SMT Equipment | In-Circuit Testers
FPGA Extension Board For ETL Series FPGA Extension Board Only For ETL Series, includes only the board.
Industry News | 2023-08-23 15:08:19.0
Next generation hardware designs are incorporating the world's fastest silicon with massive gigaflop compute power to drive data throughput.
Industry News | 2003-06-16 09:12:35.0
Boards tout up to 8MGates devices, on-board RAM, banks of I/O, many programmable user interfaces
Technical Library | 2012-03-15 17:54:47.0
Increases in field-programmable gate array (FPGA) capabilities, combined with growing system complexity, have created many FPGA-based system design challenges. One key challenge is choosing the right FPGA for the design needs, and maximizing the use of FP
Technical Library | 2020-07-08 20:05:59.0
There is a compelling need for functional testing of high-speed input/output signals on circuit boards ranging from 1 gigabit per second (Gbps) to several hundred Gbps. While manufacturing tests such as Automatic Optical Inspection (AOI) and In-Circuit Test (ICT) are useful in identifying catastrophic defects, most high-speed signals require more scrutiny for failure modes that arise due to high-speed conditions, such as jitter. Functional ATE is seldom fast enough to measure high-speed signals and interpret results automatically. Additionally, to measure these adverse effects it is necessary to have the tester connections very close to the unit under test (UUT) as lead wires connecting the instruments can distort the signal. The solution we describe here involves the use of a field programmable gate array (FPGA) to implement the test instrument called a synthetic instrument (SI). SIs can be designed using VHDL or Verilog descriptions and "synthesized" into an FPGA. A variety of general-purpose instruments, such as signal generators, voltmeters, waveform analyzers can thus be synthesized, but the FPGA approach need not be limited to instruments with traditional instrument equivalents. Rather, more complex and peculiar test functions that pertain to high-speed I/O applications, such as bit error rate tests, SerDes tests, even USB 3.0 (running at 5 Gbps) protocol tests can be programmed and synthesized within an FPGA. By using specific-purpose test mechanisms for high-speed I/O the test engineer can reduce test development time. The synthetic instruments as well as the tests themselves can find applications in several UUTs. In some cases, the same test can be reused without any alteration. For example, a USB 3.0 bus is ubiquitous, and a test aimed at fault detection and diagnoses can be used as part of the test of any UUT that uses this bus. Additionally, parts of the test set may be reused for testing another high-speed I/O. It is reasonable to utilize some of the test routines used in a USB 3.0 test, in the development of a USB 3.1 (running at 10 Gbps), even if the latter has substantial differences in protocol. Many of the SI developed for one protocol can be reused as is, while other SIs may need to undergo modifications before reuse. The modifications will likely take less time and effort than starting from scratch. This paper illustrates an example of high-speed I/O testing, generalizes failure modes that are likely to occur in high-speed I/O, and offers a strategy for testing them with SIs within FPGAs. This strategy offers several advantages besides reusability, including tester proximity to the UUT, test modularization, standardization approaching an ATE-agnostic test development process, overcoming physical limitations of general-purpose test instruments, and utilization of specific-purpose test instruments. Additionally, test instrument obsolescence can be overcome by upgrading to ever-faster and larger FPGAs without losing any previously developed design effort. With SIs and tests scalable and upward compatible, the test engineer need not start test development for high-speed I/O from scratch, which will substantially reduce time and effort.
FPGA Extension Board For ETL Series Rohde & Schwarz ETL-B300 FPGA Extension Board Only For ETL Series, includes only the board.
Manufacturer: Xilinx Category: Embedded - FPGAs (Field Programmable Gate Array) Series: Artix 7 Number of I/O: 150 Total RAM Bits: 1843200 Number of logic Elements/Cells: 33280
Events Calendar | Thu Apr 08 00:00:00 EDT 2021 - Thu Apr 08 00:00:00 EDT 2021 | ,
Webinar: The IPC Digital Twin Standard
Events Calendar | Wed Jul 19 00:00:00 EDT 2023 - Wed Jul 19 00:00:00 EDT 2023 | ,
SMTA Webinar: Secure, Intelligent, Detailed Design Data Exchange Between Design & Manufacturing
Career Center | Dallas, Texas USA | Engineering
Skills/Requirements: 3+ years experience in Asic Design/FPGA/ Vitol Code experienced in Frame Relay, ISDN, T1 technology. Duties/Functions: Develop Asic Applications for company product. If interested please send resume to efisher@emsr.com
Career Center | Beaumont, Michigan, Minnesota, Canada USA | Engineering
Infrared camera electronics design and camera design engineer. Manage electronic design, research and development, optimize current design, manage prototype design, fabrication and testing. Some optical design experience is preferred, but not not nec
Career Center | Trivandrum, kerala India | Engineering
Assembly Level Programming (8 Bit & 16 Bit), C, C++. Operating systems known: Embedded Linux, RTOS, Vx-Works. •Microcontrollers known :ATMEL-89C52, ARM- ARM920T, DSP- TMS320C5510. Tools known Kiel, MPLAB, Code Warrior, Code Compressor Studio. •Pr
Successfully Designing FPGA-Based Systems SMTnet Express March 15, 2012, Subscribers: 25003, Members: Companies: 8826, Users: 32832 Successfully Designing FPGA-Based Systems by: Nagesh Gupta; Cadence Design Systems, Inc. Increases in field