Technical Library | 2010-08-26 20:43:08.0
Radio frequency identification (RFID) ICs are a popular alternative to barcodes for PCB tracking applications. This article outlines some of the challenges that may be encountered when implementing an RFID system
Technical Library | 2012-11-29 14:23:58.0
1000 units per day) production environment presents challenging technical, logistic and cost obstacles that are usually more complex than those encountered at the inspection (automated optical inspection) and the manufacturing process test step (in-circuit test).
Technical Library | 2023-01-10 20:08:36.0
Nickel corrosion in ENIG and ENEPIG is occasionally reported; when encountered at assembly it manifests as soldering failures in ENIG and wire bond lifts in ENEPIG. Although not common, it can be highly disruptive, resulting in missed deliver schedules, supply chain disruption, failure analysis investigations, and liability - all very costly.
Technical Library | 2008-01-10 19:24:48.0
This research takes an in-depth look at the challenges encountered in developing a lead free wave soldering process based on the specific products as well as on specific materials. It attempts to provide the reader with the information necessary to make educated decisions in selecting materials and controlling various process parameters in order to execute a rational implementation strategy for a reliable and robust lead free wave soldering process.
Technical Library | 2007-12-20 16:28:08.0
Despite much research and discussion on the subject of reflow profiling, many questions and a good deal of confusion still exist. What is clear is that the pains often associated with profiling can be reduced if there is a strong understanding of the variables that can be encountered during the reflow process, as well as the metallurgical dynamics of the soldering process. This paper shall provide a brief outline of the reflow profile in general, with specific emphasis placed upon the suggested time spent above the melting temperature of the solder. The guidelines for soldering to various surfaces and with alternative solder alloys also are discussed.
Technical Library | 2012-08-30 21:24:29.0
This paper provides definitions of the different voiding types encountered in Gull Wing solder joint geometries. It further provides corresponding reliability data that support some level of inclusion voiding in these solder joints and identifies the final criteria being applied for certain IBM Server applications. Such acceptance criteria can be applied using various available x-ray inspection techniques on a production or sample basis. The bulk of supporting data to date has been gathered through RoHS server exempt SnPb eutectic soldering operations but it is expected to provide a reasonable baseline for pending Pb-free solder applications.
Technical Library | 2012-12-14 14:28:20.0
This paper examines the potential failure mechanisms that can damage modern lowvoltage CMOS devices and their relationship to electrical testing. Failure mechanisms such as electrostatic discharge (ESD), CMOS latch-up, and transistor gate oxide degradation can occur as a result of electrical over-voltage stress (EOS). In this paper, EOS due to electrical testing is examined and an experiment is conducted using pulsed voltage waveforms corresponding to conditions encountered during in-circuit electrical testing. Experimental results indicate a correlation between amplitude and duration of the pulse waveform and device degradation due to one or more of the failure mechanisms.
Technical Library | 2022-09-25 20:18:33.0
Printed circuit board (PCB) bending and/or flexing is an unavoidable phenomenon that is known to exist and is easily encountered during electronic board assembly processes. PCB bending and/or flexing is the fundamental source of tensile stress induced on the electronic components on the board assembly. For more brittle components, like ceramic-based electronic components, micro-cracks can be induced, which can eventually lead to a fatal failure of the components. For this reason, many standards organizations throughout the world specify the methods under which electronic board assemblies must be tested to ensure their robustness, sometimes as a pre-condition to more rigorous environmental tests such as thermal cycling or thermal shock.
Technical Library | 2021-04-08 00:30:49.0
As the electronic industry moves to lead-free assembly and finer-pitch circuits, widely used printed wiring board (PWB) finish, SnPb HASL, has been replaced with lead-free and coplanar PWB finishes such as OSP, ImAg, ENIG, and ImSn. While SnPb HASL offers excellent corrosion protection of the underlying copper due to its thick coating and inherent corrosion resistance, the lead-free board finishes provide reduced corrosion protection to the underlying copper due to their very thin coating. For ImAg, the coating material itself can also corrode in more aggressive environments. This is an issue for products deployed in environments with high levels of sulfur containing pollutants encountered in the current global market. In those corrosive environments, creep corrosion has been observed and led to product failures in very short service life (1-5 years). Creep corrosion failures within one year of product deployment have also been reported. This has prompted an industry-wide effort to understand creep corrosion
Technical Library | 2021-09-15 19:00:35.0
This paper presents the use of physics of failure (PoF) methodology to infer fast and accurate lifetime predictions for power electronics at the printed circuit board (PCB) level in early design stages. It is shown that the ability to accurately model silicon–metal layers, semiconductor packaging, printed circuit boards (PCBs), and assemblies allows, for instance, the prediction of solder fatigue failure due to thermal, mechanical, and manufacturing conditions. The technique allows a lifecycle prognosis of the PCB, taking into account the environmental stresses it will encounter during the period of operation. Primarily, it involves converting an electronic computer aided design (eCAD) circuit layout into computational fluid dynamic (CFD) and finite element analysis (FEA) models with accurate geometries. From this, stressors, such as thermal cycling, mechanical shock, natural frequency, and harmonic and random vibrations, are applied to understand PCB degradation, and semiconductor and capacitor wear, and accordingly provide a method for high-fidelity power PCB modelling, which can be subsequently used to facilitate virtual testing and digital twinning for aircraft systems and sub-systems.
| 1 |
.gif)
