Technical Library | 2023-01-17 17:19:44.0
A test program was developed to evaluate the effectiveness of vacuum reflow processing on solder joint voiding and subsequent thermal cycling performance. Area array package test vehicles were assembled using conventional reflow processing and a solder paste that generated substantial void content in the solder joints. Half of the population of test vehicles then were re-processed (reflowed) using vacuum reflow. Transmission x-ray inspection showed a significant reduction in solder voiding after vacuum processing. The solder attachment reliability of the conventional and vacuum reflowed test vehicles was characterized and compared using two different accelerated thermal cycling profiles. The thermal cycling results are discussed in terms of the general impact of voiding on solder thermal fatigue reliability, results from the open literature, and the evolving industry standards for solder voiding. Recommendations are made for further work based on other void reduction methods and additional reliability studies.
Technical Library | 2020-03-12 14:14:07.0
IPC's APEX EXPO is always exciting & always fun and, most importantly, always beneficial to those who exhibit and attend. From technical conferences to standards committees to new and exciting things on the show floor - APEX 2020 was indeed a success
Technical Library | 2012-06-07 21:44:28.0
First published in the 2012 IPC APEX EXPO technical conference proceedings. IPC-175x Intent: To establish a standard data exchange format that will facilitate, improve, and secure data transfer between all members of a supply chain.
Technical Library | 2024-02-02 07:48:31.0
Maximizing Efficiency: The High-Speed SMT Line With Laser Depanelizer In today's rapidly evolving electronics manufacturing landscape, optimizing efficiency, cost-effectiveness, and precision remains paramount. Businesses engaged in producing industrial control boards, computer motherboards, mobile phone motherboards, and mining machine boards face ongoing challenges in streamlining production processes. The integration of expensive equipment strains budgets, making the creation of an efficient, cost-effective high-speed SMT line a daunting task. However, a solution exists that seamlessly combines these elements into a singular, high-performance, and cost-effective SMT line. Let's delve into the specifics. A Comprehensive High-Speed SMT Line Our innovative solution amalgamates two pivotal components: a cutting-edge SMT (Surface Mount Technology) production line and a laser cutting line equipped with a depanelizer. The SMT Production Line The high-speed SMT line comprises several essential components, each fulfilling a unique role in the manufacturing process: 1. PCB Loader: This initial stage involves loading boards onto the production line with utmost care. Our Board Loader prioritizes safety, incorporating various safety light curtains and sensors to promptly halt operations and issue alerts in case of any anomalies. 2. Laser Marking Machine: Every PCB receives a unique two-dimensional code or barcode, facilitating comprehensive traceability. Despite the high-temperature laser process potentially leading to dust accumulation on PCB surfaces, our dedicated PCB Surface Cleaner swiftly addresses this issue. 3. SMT Solder Paste Printer: This stage involves applying solder paste to the boards, a fundamental step in the manufacturing process. 4. SPI (Solder Paste Inspection): Meticulous inspections are conducted at this stage. Boards passing inspection proceed through the NG (No Good) Buffer Conveyor to the module mounters. Conversely, "No Good" results prompt storage of PCBs in the NG Buffer Conveyor, capable of accommodating up to 25 PCBs. Operators can retrieve these NG boards for rework after utilizing our specialized PCB Mis Cleaner to remove solder paste. 5. Module Mounters: These machines excel in attaching small and delicate components, necessitating precision and expertise in the module mounting process. 6. Standard Pick And Place Machines: The selection of these machines is contingent upon your specific BOM (Bill of Materials) list. 7. Pre-Reflow AOI (Automated Optical Inspection): Boards undergo examination for component quality at this stage. Detected issues prompt the Sorting Conveyor to segregate boards for rework. 8. Reflow Oven: Boards undergo reflow soldering, with our Lyra series reflow ovens recommended for their outstanding features, including nitrogen capability, flux recycling, and water cooling function, ensuring impeccable soldering results. 9. Post-Reflow AOI: This stage focuses on examining soldering quality. Detected defects prompt the Sorting Conveyor to segregate boards for further inspection or rework. Any identified defects are efficiently addressed with the BGA rework station, maintaining the highest quality standards. 10. Laser Depanelizer: Boards advance to the laser depanelizer, where precision laser cutting, often employing green light for optimal results, ensures smoke-free, highly accurate separation of boards. 11. PCB Placement Machine: Cut boards are subsequently managed by the PCB Placement Machine, arranging them as required. With this, all high-speed SMT line processes are concluded. Efficiency And Output This production line demonstrates exceptional productivity when manufacturing motherboards with approximately 3000 electronic components, boasting the potential to assemble up to 180 boards within a single hour. Such efficiency not only enhances output but also ensures cost-effectiveness and precision in your manufacturing processes. At I.C.T, we specialize in crafting customized SMT production line solutions tailored to your product and specific requirements. Our equipment complies with European safety standards and holds CE certificates. For inquiries or to explore our exemplary post-sales support, do not hesitate to contact us. The I.C.T team is here to elevate your electronics manufacturing to new heights of efficiency and cost-effectiveness.
Technical Library | 2017-07-13 16:16:27.0
Controlled humidity and temperature controlled surface insulation resistance (SIR) measurements of flux covered test vehicles, subject to a direct current (D.C.) bias voltage are recognized by a number of global standards organizations as the preferred method to determine if no clean solder paste and wave soldering flux residues are suitable for reliable electronic assemblies. The IPC, Japanese Industry Standard (JIS), Deutsches Institut fur Normung (DIN) and International Electrical Commission (IEC) all have industry reviewed standards using similar variations of this measurement. (...) This study will compare the results from testing two solder pastes using the IPC-J-STD-004B, IPC TM-650 2.6.3.7 surface insulation resistance test, and IPC TM-650 2.3.25 in an attempt to investigate the correlation of ROSE methods as predictors of electronic assembly electrical reliability.
Technical Library | 2012-10-25 16:34:02.0
First published in the 2012 IPC APEX EXPO technical conference proceedings. This paper will examine stencil technologies (including Laser and Electroform), Aperture Wall coatings (including Nickel-Teflon coatings and Nano-coatings), and how these parameters influence paste transfer for miniature devices with Area Ratios less than the standard recommended lower limit of .5. A matrix of print tests will be utilized to compare paste transfer and measure the effectiveness of the different stencil configurations. Area Ratios ranging from .32 to .68 will be investigated.
Technical Library | 2013-05-23 17:41:21.0
Printed Electronics is considered by many international technologists to be a platform for manufacturing innovation. Its rich portfolio of advanced multi-functional nano-designed materials, scalable ambient processes, and high volume manufacturing technologies lends itself to offer an opportunity for sustained manufacturing innovation. The success of introducing a new manufacturing technology is strongly dependent on the ability to achieve high final product yields at current or reduced cost. In the past, standards have been the critical vehicles to enable manufacturing success... First published in the 2012 IPC APEX EXPO technical conference proceedings.
Technical Library | 2019-10-16 23:18:15.0
Despite being a continuous subject of discussion, the existence of voids and their effect on solder joint reliability has always been controversial. In this work we revisit previous works on the various types of voids, their origins and their effect on thermo-mechanical properties of solder joints. We focus on macro voids, intermetallics micro voids, and shrinkage voids, which result from solder paste and alloy characteristics. We compare results from the literature to our own experimental data, and use fatigue-crack initiation and propagation theory to support our findings. Through a series of examples, we show that size and location of macro voids are not the primary factor affecting solder joint mechanical and thermal fatigue life. Indeed, we observe that when these voids area conforms to the IPC-A-610 (D or F) or IPC-7095A standards, macro voids do not have any significant effect on thermal cycling or drop shock performance.
Technical Library | 2012-07-27 11:18:29.0
First published in the 2012 IPC APEX EXPO technical conference proceedings. The focus of this paper will quantify the preform requirements and process adjustments needed to use preforms in a standard SMT process. In addition, experimental data showing vo
Technical Library | 2014-08-19 15:39:13.0
Understanding warpage of package attach locations on PCBs under reflow temperature conditions is critical in surface mount technology. A new industry standard, IPC 9641, addresses this topic directly for the first time as an international standard.This paper begins by summarizing the sections of the IPC 9641 standard, including, measurement equipment selection, test setup and methodology, and accuracy verification. The paper goes further to discuss practical implementation of the IPC 9641 standards. Key advantages and disadvantages between available warpage measurement methods are highlighted. Choosing the correct measurement technique depends on requirements for warpage resolution, data density, measurement volume, and data correlation. From industry experience, best practice recommendations are made on warpage management of PCB land areas, covering how to setup, run, analyze, and report on local area PCB warpage.The release of IPC 9641 shows that flatness over temperature of the package land area on the PCB is critical to the SMT industry. Furthermore, compatibility of shapes between attaching surfaces in SMT, like a package and PCB, will be critical to product yield and quality in years to come.
IPC is the trade association for the printed wiring board and electronics assembly industries.
Training Provider / Events Organizer / Association / Non-Profit
3000 Lakeside Drive, 309 S
Bannockburn, IL USA
Phone: 847-615-7100
