Technical Library | 2023-08-16 18:09:06.0
One of our customers involved with Electronics and Aerostructures requested a test to dispense Techspray Wondermask 2204 solder mask. The dispensing locations include large and small screw holes, single through-hole vias, and connector locations consisting of multiple through-hole vias. The process needed to run quickly and reliably.
Technical Library | 2019-05-29 01:47:22.0
1.Vias near SMD pads: Solder can flow into the via after melted. As a result cold joint will appear in the end. Check the picture below. 2.Vias on SMD pads: Solder can flow into the via more easier after melted. Check the picture below. 3.Via opening without soldermask covered. When workers solder TH parts by hand, soldering iron can touch vias sometime, then tiny amounts molten solder will stay on vias. This can lead to electrical short easily. We recommend you make all vias tenting (covered by solder mask) if it is possible.
PCBNPI-Professional PCB Fab/PCB Assembly Service Provider From China
Technical Library | 2022-10-31 17:25:37.0
Mixed formulation solder alloys refer to specific combinations of Sn-37Pb and SAC305 (96.5Sn–3.0Ag–0.5Cu). They present a solution for the interim period before Pb-free electronic assemblies are universally accepted. In this work, the surfaces of mixed formulation solder alloys have been studied by in situ and real-time Auger electron spectroscopy as a function of temperature as the alloys are raised above the melting point. With increasing temperature, there is a growing fraction of low-level, bulk contaminants that segregate to the alloy surfaces. In particular, the amount of surface C is nearly _50–60 at. % C at the melting point. The segregating impurities inhibit solderability by providing a blocking layer to reaction between the alloy and substrate. A similar phenomenon has been observed over a wide range of (SAC and non-SAC) alloys synthesized by a variety of techniques. That solder alloy surfaces at melting have a radically different composition from the bulk uncovers a key variable that helps to explain the wide variability in contact angles reported in previous studies of wetting and adhesion. VC 2011 American Vacuum Society. [DOI: 10.1116/1.3584821]
Technical Library | 2024-07-24 01:04:35.0
Quad Flat No Leads (QFN) package designs receive more and more attention in electronic industry recently. This package offers a number of benefits including (1) small size, such as a near die size footprint, thin profile, and light weight; (2) easy PCB trace routing due to the use of perimeter I/O pads; (3) reduced lead inductance; and (4) good thermal and electrical performance due to the adoption of exposed copper die-pad technology. These features make the QFN an ideal choice for many new applications where size, weight, electrical, and thermal properties are important. However, adoption of QFN often runs into voiding issue at SMT assembly. Upon reflow, outgassing of solder paste flux at the large thermal pad has difficulty escaping and inevitably results in voiding. It is well known that the presence of voids will affect the mechanical properties of joints and deteriorate the strength, ductility, creep, and fatigue life. In addition, voids could also produce spot overheating, lessening the reliability of the joints.
Technical Library | 2019-10-10 00:26:28.0
Voids are a plague to our electronics and must be eliminated! Over the last few years we have studied voiding in solder joints and published three technical papers on methods to "Fill the Void." This paper is part four of this series. The focus of this work is to mitigate voids for via in pad circuit board designs. Via holes in Quad Flat No-Lead (QFN) thermal pads create voiding issues. Gasses can come out of via holes and rise into the solder joint creating voids. Solder can also flow down into the via holes creating gaps in the solder joint. One method of preventing this is via plugging. Via holes can be plugged, capped, or left open. These via plugging options were compared and contrasted to each other with respect to voiding. Another method of minimizing voiding is through solder paste stencil design. Solder paste can be printed around the via holes with gas escape routes. This prevents gasses from via holes from being trapped in the solder joint. Several stencil designs were tested and voiding performance compared and contrasted. In many cases voiding will be reduced only if a combination of mitigation strategies are used. Recommendations for combinations of via hole plugging and stencil design are given. The aim of this paper is to help the reader to "Fill the Void."
Technical Library | 2021-09-15 19:00:35.0
This paper presents the use of physics of failure (PoF) methodology to infer fast and accurate lifetime predictions for power electronics at the printed circuit board (PCB) level in early design stages. It is shown that the ability to accurately model silicon–metal layers, semiconductor packaging, printed circuit boards (PCBs), and assemblies allows, for instance, the prediction of solder fatigue failure due to thermal, mechanical, and manufacturing conditions. The technique allows a lifecycle prognosis of the PCB, taking into account the environmental stresses it will encounter during the period of operation. Primarily, it involves converting an electronic computer aided design (eCAD) circuit layout into computational fluid dynamic (CFD) and finite element analysis (FEA) models with accurate geometries. From this, stressors, such as thermal cycling, mechanical shock, natural frequency, and harmonic and random vibrations, are applied to understand PCB degradation, and semiconductor and capacitor wear, and accordingly provide a method for high-fidelity power PCB modelling, which can be subsequently used to facilitate virtual testing and digital twinning for aircraft systems and sub-systems.
Technical Library | 2007-11-15 15:54:44.0
At the contractor level once a product is required to be soldered with lead-free solders all the processes must be assessed as to insure the same quality a customer has been accustomed to with a Sn63Pb37 process is achieved. The reflow, wave soldering and hand assembly processes must all be optimized carefully to insure good joint formation as per the appropriate class of electronics with new solder alloys and often new fluxes.
Technical Library | 2008-09-04 17:57:24.0
In the quest for lower ESL devices, having the ESL reduced in the package is only half of the battle; connecting that device to the circuit determines how much of that low ESL appears to the circuit. For this low ESL part type, it would be a shame to take a part of 200 pH and add 2000 pH to its ESL because of via patterns on the PCB.
Technical Library | 2019-01-02 21:51:49.0
Failed solder joints remain a constant source of printed circuit board failure. Soldering is the bonding of metallic surfaces via an intermetallic compound (IMC). The interaction between thermal energy delivery, flux chemistry, and solder chemistry creates the solder bond or joint. Today, reliability relies on visual inspection; operator experience and skill, control of influencers e.g. tip geometry, tip temperature, and collection and analysis of process data. Each factor involved with the formation of the solder joint is an element of risk and can affect either throughput or repeatability. Mitigating this risk in hand soldering requires the identification of these factors and a means to address them.
Technical Library | 2024-07-24 01:18:03.0
Quad Flat No-Lead (QFN) packages has become very popular in the industry and are widely used in many products. These packages have different size and pin counts, but they have a common feature: thermal pad at the bottom of device. The thermal pad of the leadless QFN provides efficient heat dissipation from the component to PCB. In many cases, arrays of the thermal via under the component is used to dissipate heat from the device. However, thermal vias can create more voids or result in solder protrusion onto the secondary side.
