Technical Library | 2024-01-16 22:29:59.0
Miniaturization continues to be a driving force in both integrated circuit packaging and printed circuit board laminate technology. In addition to decreasing component pitch (lead to lead spacing), utilization of the vertical space by stacking packages has found wide acceptance by both designers and manufactures of electronics alike. Lead free Package on Package (PoP) technology represents one of the latest advancements in vertical electronics packaging integration and has become the preferred technology for mobile hand held electronics applications. TT Electronics in Perry, Ohio has developed the capability to assemble and rework numerous "state of the art" packaging technologies. This paper will focus on the essential engineering development activities performed to demonstrate TT Electronics' ability to both assemble and rework PoP components.
Technical Library | 2018-10-31 20:35:49.0
The electronics industry has grown immensely over the last few decades owing to the rapid growth of consumer electronics in the modern world. New formulations are essential to fit the needs of manufacturing printed circuit boards and semiconductors. Copper electrolytes for high throwing power applications with high thermal reliability and high throughput are becoming extremely important for manufacturing high aspect ratio circuit boards.Here we discuss innovative DC copper metallization formulations for hoist lines and VCP (Vertical Continues Plating) applications with high thermal reliability and throughput for high aspect ratio PCB manufacturing
Technical Library | 2024-05-16 16:06:24.0
Much like actual cities where streets and roads connect buildings together, ICs on a board are connected to each other with copper traces. And just like any metropolitan city, urban expansion tends to move vertically instead of horizontally, but instead of multi-story buildings, we get multilayer boards. Vias are copper-plated holes spanning through the different layers of a given board or panel. They are the entrance locations to the subway stations, if you will. Having those multilayer boards has enabled electronic design to minimize the size of boards immensely without compromising on the complexity.
Technical Library | 2019-06-26 23:21:49.0
Copper-filled micro-vias are a key technology in high density interconnect (HDI) designs that have enabled increasing miniaturization and densification of printed circuit boards for the next generation of electronic products. Compared with standard plated through holes (PTHs) copper filled vias provide greater design flexibility, improved signal performance, and can potentially help reduce layer count, thus reducing cost. Considering these advantages, there are strong incentives to optimize the via filling process. This paper presents an innovative DC acid copper via fill formulation, for VCP (Vertical Continues Plating) applications which rapidly fills vias while minimizing surface plating.
Technical Library | 2023-11-14 19:52:11.0
The continuous drive in the Electronics industry to build new and innovative products has caused competitive design companies to develop assemblies with consolidated PCB designs, decreased physical sizes, and increased performance characteristics. As a result of these new designs, manufacturers of electronics are forced to contend with many challenges. One of the most significant challenges being the processing of thru-hole components on high thermal mass PCBs having the potential to exceed 20 layers in thicknesses and have copper mass contents of over 40oz. High thermal mass PCBs, coupled with the use of mixed technologies, decreased component spacing, and the change from Tin Lead Solder to Lead Free Alloys has lead many manufacturing facilities to purchase advanced soldering equipment to process challenging assemblies with a high degree of repeatability.
Technical Library | 2015-01-28 17:39:34.0
Stacking heterogeneous semiconductor die (memory and logic) within the same package outline can be considered for less complex applications but combining the memory and processor functions in a single package has compromised test efficiency and overall package assembly yield. Separation and packaging the semiconductor functions into sections, on the other hand, has proved to be more efficient and, even though two interposers are required, more economical. The separated logic and memory sections are configured with the same uniform outline for vertical stacking (package-on-package). The most common configuration places the logic section as the base with second tier memory section soldered to a mating contact pattern. This paper addresses the primary technological challenges for reducing contact pitch and package-on-package interface technology.
Technical Library | 2016-11-03 17:53:56.0
We present a novel method for fabricating a high-density carbon nanotube microelectrode array (MEA) chip. Vertically aligned carbon nanotubes (VACNTs) were synthesized by microwave plasma-enhanced chemical vapor deposition and thermal chemical vapor deposition. The device was characterized using electrochemical experiments such as cyclic voltammetry, impedance spectroscopy and potential transient measurements. Through-silicon vias (TSVs) were fabricated and partially filled with polycrystalline silicon to allow electrical connection from the high-density electrodes to a stimulator microchip.In response to the demand for higher resolution implants, we have developed a unique process to obtain a high-density electrode array by making the microelectrodes smaller in size and designing new ways of routing the electrodes to current sources.
Technical Library | 2020-08-13 00:59:03.0
The paper will discuss the integration of 3D printing and inkjet printing fabrication technologies for microwave and millimeter-wave applications. With the recent advancements in 3D and inkjet printing technology, achieving resolution down to 50 um, it is feasible to fabricate electronic components and antennas operating in the millimeter-wave regime. The nature of additive manufacturing allows designers to create custom components and devices for specialized applications and provides an excellent and inexpensive way of prototyping electronic designs. The combination of multiple printable materials enables the vertical integration of conductive, dielectric, and semi-conductive materials which are the fundamental components of passive and active circuit elements such as inductors, capacitors, diodes, and transistors. Also, the on-demand manner of printing can eliminate the use of subtractive fabrication processes, which are necessary for conventional microfabrication processes such as photolithography, and drastically reduce the cost and material waste of fabrication.
| 1 |
.gif)
