Technical Library: zestron test interpretation (Page 1 of 1)

Study on Real-Time Test Script in Automated Test Equipment

Technical Library | 2021-03-24 01:34:35.0

In this article we propose a generic test script for real=time embedded software system testing, which has been applied to ATE (Automated Test Equipment). After a summary of the theory about embedded software automated test based on test script, the design philosophy and implementation details are described. We have chosen an ATE and integrated python interpreter into it.

Beihang University

Critical Evaluation of Laboratory Potentiometric Electronic Tongues for Pharmaceutical Analysis - An Overview

Technical Library | 2019-12-18 23:28:07.0

Electronic tongue systems equipped with cross-sensitive potentiometric sensors have been applied to pharmaceutical analysis, due to the possibility of various applications and developing new formulations. Many studies already proved the complementarity between the electronic tongue and classical analysis such as dissolution tests indicated by Pharmacopeias. However, as a new approach to study pharmaceuticals, electronic tongues lack strict testing protocols and specification limits; therefore, their results can be improperly interpreted and inconsistent with the reference studies. Therefore, all aspects of the development, measurement conditions, data analysis, and interpretation of electronic tongue results were discussed in this overview. The critical evaluation of the effectiveness and reliability of constructed devices may be helpful for a better understanding of electronic tongue systems development and for providing strict testing protocols.

Warsaw University of Technology

Numerical Study on New Pin Pull Test for Pad Cratering Of PCB

Technical Library | 2015-02-19 16:54:34.0

Pad cratering is an important failure mode besides crack of solder joint as it’ll pass the regular test but have impact on the long term reliability of the product. A new pin pull test method with solder ball attached and positioning the test board at an angle of 30º is employed to study the strength of pad cratering. This new method clearly reveals the failure mechanism. And a proper way to interpret the finite element analysis (FEA) result is discussed. Impact of pad dimension, width and angle of copper trace on the strength is included. Some findings not included in previous research could help to guide the design for better performance

Flex (Flextronics International)

Creating Reusable Manufacturing Tests for High-Speed I/O with Synthetic Instruments

Technical Library | 2020-07-08 20:05:59.0

There is a compelling need for functional testing of high-speed input/output signals on circuit boards ranging from 1 gigabit per second (Gbps) to several hundred Gbps. While manufacturing tests such as Automatic Optical Inspection (AOI) and In-Circuit Test (ICT) are useful in identifying catastrophic defects, most high-speed signals require more scrutiny for failure modes that arise due to high-speed conditions, such as jitter. Functional ATE is seldom fast enough to measure high-speed signals and interpret results automatically. Additionally, to measure these adverse effects it is necessary to have the tester connections very close to the unit under test (UUT) as lead wires connecting the instruments can distort the signal. The solution we describe here involves the use of a field programmable gate array (FPGA) to implement the test instrument called a synthetic instrument (SI). SIs can be designed using VHDL or Verilog descriptions and "synthesized" into an FPGA. A variety of general-purpose instruments, such as signal generators, voltmeters, waveform analyzers can thus be synthesized, but the FPGA approach need not be limited to instruments with traditional instrument equivalents. Rather, more complex and peculiar test functions that pertain to high-speed I/O applications, such as bit error rate tests, SerDes tests, even USB 3.0 (running at 5 Gbps) protocol tests can be programmed and synthesized within an FPGA. By using specific-purpose test mechanisms for high-speed I/O the test engineer can reduce test development time. The synthetic instruments as well as the tests themselves can find applications in several UUTs. In some cases, the same test can be reused without any alteration. For example, a USB 3.0 bus is ubiquitous, and a test aimed at fault detection and diagnoses can be used as part of the test of any UUT that uses this bus. Additionally, parts of the test set may be reused for testing another high-speed I/O. It is reasonable to utilize some of the test routines used in a USB 3.0 test, in the development of a USB 3.1 (running at 10 Gbps), even if the latter has substantial differences in protocol. Many of the SI developed for one protocol can be reused as is, while other SIs may need to undergo modifications before reuse. The modifications will likely take less time and effort than starting from scratch. This paper illustrates an example of high-speed I/O testing, generalizes failure modes that are likely to occur in high-speed I/O, and offers a strategy for testing them with SIs within FPGAs. This strategy offers several advantages besides reusability, including tester proximity to the UUT, test modularization, standardization approaching an ATE-agnostic test development process, overcoming physical limitations of general-purpose test instruments, and utilization of specific-purpose test instruments. Additionally, test instrument obsolescence can be overcome by upgrading to ever-faster and larger FPGAs without losing any previously developed design effort. With SIs and tests scalable and upward compatible, the test engineer need not start test development for high-speed I/O from scratch, which will substantially reduce time and effort.

A.T.E. Solutions, Inc.

To Quantify a Wetting Balance Curve

Technical Library | 2017-10-19 01:17:56.0

Wetting balance testing has been an industry standard for evaluating the solderability of surface finishes on printed circuit boards (PCB) for many years. A Wetting Balance Curve showing Force as a function of Time, along with the individual data outputs "Time to Zero" T(0), "Time to Two-Thirds Maximum Force" T(2/3), and "Maximum Force" F(max) are usually used to evaluate the solderability performance of various surface finishes. While a visual interpretation of the full curve is a quick way to compare various test results, this method is subjective and does not lend itself readily to a rigorous statistical evaluation. Therefore, very often, when a statistical evaluation is desired for comparing the solderability between different surface finishes or different test conditions, one of the individual parameters is chosen for convenience. However, focusing on a single output usually doesn't provide a complete picture of the solderability of the surface finish being evaluated.In this paper, various models here-in labeled as "point" and "area" models are generated using the three most commonly evaluated individual outputs T(0), T(2/3), and F(max). These models have been studied to quantify how well each describes the full wetting balance curve. The solderability score (S-Score) with ranking from 0 to 10 were given to quantify the wetting balance curve as the result of the model study, which corresponds well with experimental results.

Enthone

Printed Circuit Board Assembly & Choosing a Vendor

Technical Library | 2019-10-24 06:29:59.0

Making your novel electronic item design ready for mass fabrication and printed circuit board assembly consists of a lot of steps as well as risks. I will provide a few recommendations about how to neglect pricey errors and how to reduce the time to promote your novel item designs. You can hire printed circuit board assembly services for this. As soon as you have accomplished your product as well as printed circuit board design, you wish to get started developing prototypes prior to you commit to big fabrication volume. A lot of design software packages, for instance, PCB layout design software, as well as an industrial design software program, possess simulation potentials incorporated. Carrying out a simulation facilitates curtailing numerous design mistakes prior to the first prototype is developed. In case you are developing an intrusive item, you might desire to think about a modular design wherein all of the chief functionalities are situated in individual modules. All through your testing, you could then swap modules that don’t cater to the design limits. Spinning individual modules would be swifter and more cost-effective in comparison to spinning a complete design. Counting on the design intricacy, you can mull over manually mounting printed circuit board elements to bank dollars. Nonetheless, for medium to big intricacy this procedure likely to be very time taking, typically in case you wish to create numerous prototypes. Hence it makes sense thinking about a contract manufacturer for the assembly. Whilst running miniature quantity fabrication runs, the fabrication setup expenditure will usually control the by and large prototype constructs expenditure. Whilst seeking a subcontractor, it is finest to choose a vendor that focuses on prototype builds to reduce the cost. Prototype printed circuit board fabricators characteristically join the circuit boards of a number of clients which efficiently shares the setup expenditure in the midst of some customers. The disadvantage is that you would characteristically only be able to want among numerous standard printed circuit board material thicknesses as well as sizes. Apart from choosing a supplier with low setup expenditure, choosing a firm that would moreover be capable to manage your whole fabrication runs curtails mistakes because switching fabricators have the chance of errors owing to a specific supplier interpreting fabrication design data in a different way. This manner your design is already translated into the particular machine data that implies little or no setup expenditure for your final fabrication. A few PCB manufacturers also provide printed circuit board design services that are awesome plus if you do not possess experience with the design. Moreover, these vendors would be capable to help you in case there are issues with your design folders and be capable to detect issues prior to the fabrication.

Optima Technology Associates, Inc.

  1  

zestron test interpretation searches for Companies, Equipment, Machines, Suppliers & Information

Win Source Online Electronic parts

Software programs for SMT placement and AOI Inspection machines from CAD or Gerber.
IPC Training & Certification - Blackfox

Reflow Soldering 101 Training Course
Voidless Reflow Soldering

Wave Soldering 101 Training Course
2024 Eptac IPC Certification Training Schedule

Software for SMT placement & AOI - Free Download.
Hot selling SMT spare parts and professional SMT machine solutions

Private label coffee for your company - your logo & message on each bag!