Electronics Forum | Mon Aug 03 13:51:41 EDT 1998 | Ted Nicholas
I am looking for some design guidelines (length, width, spacing) for solder thieves which are placed behind trailing pins of wave soldered SOICs. I'd appreciate it if some one could direct me to the appropropriate reference. Also, has any one perform
Electronics Forum | Tue Aug 04 12:32:13 EDT 1998 | Bob Willis
The design rules for solder thiefs are that the extra pads must be bigger than the proceeding pads to be worth while as a minimum guide the pad is 3x the size of the proceeding pad so if the pad is 0.030" the thief would be 0.090" wide. As steve has
Electronics Forum | Tue Aug 04 10:44:41 EDT 1998 | Chrys
| | I am looking for some design guidelines (length, width, spacing) for solder thieves which are placed behind trailing pins of wave soldered SOICs. I'd appreciate it if some one could direct me to the appropropriate reference. | Also, has any one
Electronics Forum | Tue Aug 04 12:15:33 EDT 1998 | Steve Gregory
| | | | I am looking for some design guidelines (length, width, spacing) for solder thieves which are placed behind trailing pins of wave soldered SOICs. I'd appreciate it if some one could direct me to the appropropriate reference. | | Also, has an
Electronics Forum | Fri May 07 05:47:44 EDT 1999 | Charles Stringer
This is not strictly a surface mount query but any input welcome I am thinking of using surface mount solder thief pads for a through hole connector. The connector is two rows of 0.1" pitch pins and on waving there is often a bridge on the last two p
Electronics Forum | Fri May 07 15:37:22 EDT 1999 | JohnW
| This is not strictly a surface mount query but any input welcome | I am thinking of using surface mount solder thief pads for a through hole connector. The connector is two rows of 0.1" pitch pins and on waving there is often a bridge on the last t
Electronics Forum | Thu Feb 13 10:38:51 EST 2003 | davef
Given that you are bridging front to back, contast the situation with the thiefs used to prevent bridging when wave soldering SOIC. If this is reasonable, the thiefs should be located behind the trailing connector pins. You can prove-out this [and
Electronics Forum | Thu Feb 13 07:13:39 EST 2003 | davef
Tell us more about the location of the bridging [ie, front-to-back, back-to-back, front-to-front, etc]. Thoughts are: * Your annular ring around the hole seems large. You have 0.007", consider 0.003" to be the minimum. Your board fabricator can gi
Electronics Forum | Wed Oct 07 17:36:48 EDT 1998 | Ted Nicholas
Hello! Does any one know of a disadvantage of using the Phillips recommended wave solder SOIC footprint where the last pad on each side of the SOIC is enlarged, instead of placing an extra pair of pads behind the SOIC. Both footprint patterns seem e
Electronics Forum | Thu Jul 27 12:09:41 EDT 2000 | JohnW
Jason, where on the board is your connector?, front / back / middle? and where it on the PCB that you don't have issues with? Thief pad's are basically dummy pad's taht you have after the last set of pin's on the component are are used to draw the
.png)
