Printed Circuit Board Assembly & PCB Design SMT Electronics Assembly Manufacturing Forum

Printed Circuit Board Assembly & PCB Design Forum

SMT electronics assembly manufacturing forum.


Placement Defect Rate Benchmark

John Sims

#1813

Placement Defect Rate Benchmark | 23 February, 2000

We are using a glue and wave solder process for primarily chip components. Our products do not use any fine pitch components. What would an acceptable benchmark for the placement defect rate be? 50 DPMO? 100 DPMO? 200 DPMO?

Thanks in advance,

John

reply »

ICT Total SMT line Provider

Reflow Oven