Technical Library | 2022-03-02 20:51:50.0
The effect of long-term storage on manufacturability and reliability is an area of major concern for companies that attempt to proactively manage component availability and obsolescence. A number of issues can arise depending on the technology and storage environment. Mechanisms of concern can include solderability, stress driven diffusive voiding, kirkendahl voiding, and tin whiskering. Of all of these, solderability / wettability remains the number one challenge in longterm storage.
Technical Library | 2012-08-30 21:24:29.0
This paper provides definitions of the different voiding types encountered in Gull Wing solder joint geometries. It further provides corresponding reliability data that support some level of inclusion voiding in these solder joints and identifies the final criteria being applied for certain IBM Server applications. Such acceptance criteria can be applied using various available x-ray inspection techniques on a production or sample basis. The bulk of supporting data to date has been gathered through RoHS server exempt SnPb eutectic soldering operations but it is expected to provide a reasonable baseline for pending Pb-free solder applications.
Technical Library | 2012-12-13 21:20:05.0
First published in the 2012 IPC APEX EXPO technical conference proceedings. We investigated the micro-void formation of solder joints after reliability tests such as preconditioning (precon) and thermal cycle (TC) by varying the thickness of Palladium (Pd) in Electroless Nickel / Electroless Palladium / Immersion Gold (ENEPIG) surface finish. We used lead-free solder of Sn-1.2Ag-0.5Cu-Ni (LF35). We found multiple micro-voids of less than 10 µm line up within or above the intermetallic compound (IMC) layer. The number of micro-voids increased with the palladium (Pd) layer thickness. Our results revealed that the micro-void formation should be related to (Pd, Ni)Sn4 phase resulted from thick Pd layer. We propose that micro-voids may form due to either entrapping of volatile gas by (Pd, Ni)Sn4 or creeping of (Pd, Ni)Sn4.
Technical Library | 2012-10-18 21:58:51.0
First published in the 2012 IPC APEX EXPO technical conference proceedings. In this paper, we report on a comprehensive study regarding the morphology evolution and voiding of SnAgCu solder joints on the central pad of two different packages – QFN and an Agilent package called TOPS – on PCBs with a Ni/Au surface finish.
Technical Library | 1999-05-07 11:28:39.0
There are many things that can go wrong when soldering to gold plate over nickel surfaces. First of all, we know that gold and solder are not good friends, as any time solder comes into contact with gold, something seems to go wrong. Either the solder bonds to the gold and eventually pulls off as the tin and gold cross-migrate, leaving voids; or the solder completely removes the gold and is expected to bond to the metal which was under the gold.
Technical Library | 2018-09-26 20:33:26.0
Bottom terminated components, or BTCs, have been rapidly incorporated into PCB designs because of their low cost, small footprint and overall reliability. The combination of leadless terminations with underside ground/thermal pads have presented a multitude of challenges to PCB assemblers, including tilting, poor solder fillet formation, difficult inspection and – most notably – center pad voiding. Voids in large SMT solder joints can be difficult to predict and control due to the variety of input variables that can influence their formation. Solder paste chemistries, PCB final finishes, and reflow profiles and atmospheres have all been scrutinized, and their effects well documented. Additionally, many of the published center pad voiding studies have focused on optimizing center pad footprint and stencil aperture designs. This study focuses on I/O pad stencil modifications rather than center pad modifications. It shows a no-cost, easily implemented I/O design guideline that can be deployed to consistently and repeatedly reduce void formation on BTC-style packages.
Technical Library | 2024-07-24 01:04:35.0
Quad Flat No Leads (QFN) package designs receive more and more attention in electronic industry recently. This package offers a number of benefits including (1) small size, such as a near die size footprint, thin profile, and light weight; (2) easy PCB trace routing due to the use of perimeter I/O pads; (3) reduced lead inductance; and (4) good thermal and electrical performance due to the adoption of exposed copper die-pad technology. These features make the QFN an ideal choice for many new applications where size, weight, electrical, and thermal properties are important. However, adoption of QFN often runs into voiding issue at SMT assembly. Upon reflow, outgassing of solder paste flux at the large thermal pad has difficulty escaping and inevitably results in voiding. It is well known that the presence of voids will affect the mechanical properties of joints and deteriorate the strength, ductility, creep, and fatigue life. In addition, voids could also produce spot overheating, lessening the reliability of the joints.
Technical Library | 2017-01-05 16:55:11.0
The July 2006 implementation of ROHS exempted automotive applications from converting to lead free technology. Nine years later, all major OEM and Tier 1 automotive manufacturers have converted or are in the process of converting to lead free circuit assembly processing. Starting with SAC (SnAgCu) alloys as a baseline for lead free soldering, in the last years several specific alloys were developed in order to improve resistance to high temperature creep, vibration survival and the ability to withstand thermal cycling and thermal shock.The paper compares three different solder alloys and two flux chemistries in terms of void formation and mechanical / thermal fatigue properties. Void content and reliability data of the alloys will be presented and discussed in relation to the acceptance criteria of a Tier 1 /OEM automotive supplier. As a result, a ranking list will be presented considering the combined performance of the alloys. In order to analyze the void formation and mechanical behavior of different solder alloys and flux chemistry combinations, statistical methods are used.
Technical Library | 2012-07-27 11:18:29.0
First published in the 2012 IPC APEX EXPO technical conference proceedings. The focus of this paper will quantify the preform requirements and process adjustments needed to use preforms in a standard SMT process. In addition, experimental data showing vo
Technical Library | 2012-12-06 17:36:37.0
Inspection of integrated power electronics equals sophisticated test task. X-ray inspection based on 2D / 2.5D principles not utilizable. Full 3D inspection with adapted image capturing and reconstruction is necessary for test task.... First published in the 2012 IPC APEX EXPO technical conference proceedings.