Parasitic Extraction for Deep Submicron and Ultra-deep Submicron Designs
Published: |
August 9, 1999 |
Author: |
Cadence Design Systems, Inc. |
Abstract: |
Shrinking process technologies and increasing design sizes continually challenge design methodologies and EDA tools to develop at an ever-increasing rate. Before the complexities of deep submicron (DSM), gate and transistor delays dominated interconnect delays, and enabled simplified design methodologies that could focus on device analysis. The advent of DSM processes is changing all of this, invalidating assumptions and approximations that existing design methodologies are based upon, and forcing design teams to re-tool. High-capacity parasitic extraction tools are now critical for successful design tape-outs.... |
|
Company Information:
More articles from Cadence Design Systems, Inc. »
- Mar 15, 2012 - Successfully Designing FPGA-Based Systems
- Oct 06, 2011 - Development of a Design & Manufacturing Environment for Reliable and Cost- Effective PCB Embedding Technology
- Dec 09, 2010 - 3D ICs With TSVs - Design Challenges And Requirements
- Feb 25, 2010 - Building Differentiated Products Through Shorter, More Predictable Design Cycles.
- See all SMT / PCB technical articles from Cadence Design Systems, Inc. »
More SMT / PCB assembly technical articles »
- Jul 15, 2024 - Transforming LED Manufacturing: I.C.T Engineers Set Up Complete Production Line in Tajikistan | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Jun 20, 2024 - Case study: Precise Coating on Electronic Hearing Devices | ASYMTEK Products | Nordson Electronics Solutions
- Mar 19, 2024 - What is Underfill | GPD Global
- Mar 19, 2024 - Made in Japan: Solder Paste Jet Dispensing Machine | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Feb 26, 2024 - Precision Control in Electronic Assembly: Selective Wave Soldering Machine | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Browse Technical Library »
Parasitic Extraction for Deep Submicron and Ultra-deep Submicron Designs article has been viewed times