Redundancy and High-Volume Manufacturing Methods
Published: |
May 7, 1999 |
Author: |
Christopher W. Hampson, MD6 Cache Product Engineering, Hillsboro, OR, Intel Corp. |
Abstract: |
This paper will describe practical aspects of a redundancy implementation on a high-volume cache memory product. Topics covered include various aspects of redundancy from a design and product engineering perspective; and present test development methods for future product implementations.... |
|
|
|
|
|
|
You must be a Company Information:
More articles from Intel Corporation »
- Dec 16, 2021 - Package-on-Package (PoP) Warpage Characteristic and Requirement
- Jan 06, 2021 - Challenges of Manufacturing with Printed Circuit Board Cavities
- Dec 12, 2019 - Voids in Solder Joints
- Oct 08, 2015 - Preparing for Increased Electrostatic Discharge Device Sensitivity
- Apr 16, 2015 - Stereo Vision Based Automated Solder Ball Height Detection
- See all SMT / PCB technical articles from Intel Corporation »
More SMT / PCB assembly technical articles »
- Aug 20, 2024 - Thermal Interface Materials Drive Electronic Innovation | GPD Global
- Aug 20, 2024 - Underfill Materials Dispensing in Electronics Manufacturing Applications | GPD Global
- Jul 15, 2024 - Transforming LED Manufacturing: I.C.T Engineers Set Up Complete Production Line in Tajikistan | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Jun 20, 2024 - Case study: Precise Coating on Electronic Hearing Devices | ASYMTEK Products | Nordson Electronics Solutions
- Mar 19, 2024 - What is Underfill | GPD Global
- Browse Technical Library »
Redundancy and High-Volume Manufacturing Methods article has been viewed 508 times
